

ICN2037

(16-Channel Constant Current LED Sink Driver with Dual Latch)



Description

The ICN2037 is a 16-channel constant current sink output LED driver. All 16-channels constant current can be set by a single external resistor, which provides users flexibility in controlling the light intensity of LEDs.

The ICN2037 exploits current precision controlling technology , which makes error between ICs less than $\pm 2.5\%$, and error between channels less than $\pm 3.0\%$. At ICN2037 output stage , 16-regulated output ports are designed to provide uniform and constant current sinks for driving LEDs within a large range of forward voltage(VF) variations.

ICN2037 contains two 16-bit shift registers and latches which convert serial input data into parallel output format. For integrated dual latch, ICN2037 could get higher refresh rate.

Package



AP/BP: SSOP24-P-150-0.635

Features 16-channel constant current output


- ♦ Output current setting range : 3~45mA×16@V_{DD}=5V constant current output 3~30mA×16@V_{DD}=3.3Vconstant current output
- ♦ Current accuracy
 Between channel :< ±3.0%
 Between ICs :< ± 2.5%
- → Fast response of output current, → OE (min):40ns@V_{DD}=5V
- ♦ ESD HBM PASS 8KV
- ♦ I/O: Schmitt trigger input
- ♦ Data transfer frequency:f_{MAX}=30MHz(Max)
- ♦ Power supply voltage: VDD=3.3 ~ 5V
- ♦ Operating Temperature: –40°C to +85°C
- ♦ Pre-Charge for Ghosting Reduction
- ♦ LED Protection
- ♦ Enhanced Circuit for Caterpillar Cancelling
- ♦ Low-Gray Scale Enhancement
- ♦ Integrated Dual Latch for higher refresh rate

ICN2037



Pin Configuration


SS0P24-P-150-0. 635



ICN2037 (SSOP24)							
Di Ni	D: 11						
Pin No.	Pin Name	Function					
1	GND	Power Ground					
2	SIN	Serial data input for driver control					
3	CLK	Clock input terminal for data shift on rising edge					
	LE	Edge triggered latch. LE high level, serial data is transferred to the					
4		output latch; LE low level, the data is latched					
5~20	OUTO ~ OUT15	Constant current output					
0.4		Output enable terminal, OE high level, all output drivers are					
21	OE	enabled; \overline{OE} low level, all output drivers are turned OFF					
22	SOUT	Serial-data output to the following IC.					
23	D EVT	Constant-current value setting .Connection to an external resistor to					
	R-EXT	GND.					
24	VDD	Power-supply voltage					




ICN2037 Block Diagram






I/O Equivalent Circuits



Timing Diagram




Note 1: Keep the LE pin is set to L to enable the latch circuit to hold data. When the LE pin is set to H, the latch circuit does not hold data. The data will instead pass onto output. When the $\overline{_{OE}}$ pin is set to L, the $\overline{_{OUT0}}$ to $\overline{_{OUT15}}$ output pins will go ON and OFF in response to the data. In addition, when the $\overline{_{OE}}$ pin is set to H all the output pins will be forced OFF regardless of the data..




Dual Latch for higher refresh rate

Usual constant current LED sink driver timing diagrams



- 1. When display a high bit data, display time may far longer than data transfer time, next data transfer should wait display over.
- 2. When display a low bit data, display time may far shorter than data transfer time, next display should wait data transfer over.

ICN2037 dual latch timing diagrams



ICN2037 dual latch timing diagrams, data (A) and data (C) are high bit data, data (B) and data (D) are high bit data. Use the free time of display to transfer date could get higher refresh rate.

- 1. After data(A) transfer over, LE provide a latch signal, latch data(A)
- 2. After data(A) latched, \overline{OE} from 1to 0, display data(A)
- 3. When display data(A), transfer data(B)
- 4. After data(B) transfer over, LE provide a latch signal, latch data(B), then transfer data(C)
- 5. After data(A) displayed, latch data(B) and display data(B)
- 6. After data(A) transfer over, finish display data(B)
- 7. Latch data(C) and transfer data(D)



Truth Table

CLK	LE	ŌE	SIN	OUTO ··· OUT7 ··· OUT15	SOUT
<u></u>	Н	L	D _n	$D_n \cdots D_{n-7} \cdots D_{n-15}$	D _{n-15}
	L	L	D _{n+1}	NO Change	D _{n-14}
	Н	L	D _{n+2}	$D_{n+2} \cdots D_{n-5} \cdots D_{n-13}$	D _{n-13}
Ŧ	×	L	D _{n+3}	$D_{n+2} \cdots D_{n-5} \cdots D_{n-13}$	D _{n-13}
Ŧ	×	Н	D _{n+3}	0FF	D _{n-13}

Maximum Ratings (T_a =25℃)

Characteristics		Symbol	Rating	Unit
Supply Voltage		V_{DD}	0~7.0	V
Output Current		I ₀	45	mA
Input Voltage		VIN	-0. 4~V _{DD} +0. 4	٧
Output voltage		V _{out}	11V	
Clock Frequency		F _{CLK}	30	MHz
GND Terminal Current		I _{GND}	+1000	mA
Power Dissipation (On PCB, 25℃)	DN-type	P _D	3. 19	W
Thermal Resistance	DN-type	$R_{th(j-a)}$	39. 15	°C/W
Operating Temperature		T_{opr}	-40 ~ 85	°C
Storage Temperature		$T_{\sf stg}$	−55 [~] 150	°C

DC Items (Unless otherwise specified, T_a =-40 °C ~85 °C)

Characteristics	Symbol	Test Conditions	Min	Тур	Max	Unit
Power Supply Voltage	$V_{ exttt{DD}}$	-	3. 3	5	6. 0	٧
Output Voltage when ON	V _{o (on)}	OUTn	0. 6	1	4	٧
High level logic input voltage	V _{IH}	-	0. 7*V _{DD}	1	V_{DD}	V
Low level logic input voltage	V _{IL}	-	GND	1	0. 3*V _{DD}	V
SOUT high level output Current	I _{он}	V _{DD} =5V	1	1	-1	mA
SOUT low level output Current	I oL	V _{DD} =5V	- 1	-	1	mA
Constant current output	I ₀	OUTn	0. 5	_	45	mA



Transition Items (Unless otherwise specified, V_{DD}=4.5~5.5V, T_a =-40℃~85℃)

Characteristics	Symbol	Test circuit	Test Conditions	Min	Тур	Max	Unit
Serial data transfer frequency	F _{CLK}	6	-	-	-	35	MHz
Clock pulse width	twclk	6	SCK=H or L	20	-	_	ns
Latch pulse width	t _{wLE}	6	LE=H	20	/- >	_	ns
Enable pulse width	t _{wOE}	6	$\overline{\rm OE}$ =H or L, R _{EXT} =890 Ω	40	-		ns
Hold time	t _{HOLD1}	6	-	5	-	-	ns
noid time	t _{HOLD2}	6	-	5		_	ns
Sotup time	t _{SETUP1}	6	_	5	1	-	ns
Setup time	t _{SETUP2}	6	_	5	-	7	ns
Maximum clock rise time	t,	6		-	1	500	ns
Maximum clock fall time	t _f	6			1	500	ns

Electrical Characteristics (Unless otherwise specified, V_{DD} =4.5~5.5V, T_a =25°C)

Characteristics	Symbol	Test circuit	Test Conditions	Min	Тур	Max	Unit
High level logic output voltage	V _{OH}	1	I _{OH} =-1mA, SOUT	V _{DD} -0. 4	-	V_{DD}	٧
Low level logic output voltage	V _{OL}	1	I _{OH} =+1mA, SOUT	1	ı	0.4	٧
High level logic input current	Lih	2	$V_{IN}=V_{DD}$, $\overline{\rm OE}$, SIN, CLK	-	1	1	μ A
Low level logic input circuit	Lir	3	V _{IN} =GND, LE, SIN, CLK	_	-	-1	μΑ
	I _{DD1}	4	Rext=Open, OUT off	_	2. 5	5. 0	mA
	l _{DD2}	4	Rext=1.24K Ω , OUT off	_	4. 5	7. 0	mA
Power supply current	I _{DD3}	4	Rext=620Ω, OUT off	_	6. 0	9. 0	mA
	l _{DD4}	4	Rext=1.24K Ω , OUT on	_	5. 2	8. 5	mA
	I DD5	4	Rext=620 Ω , OUT on	-	6. 5	9. 5	mA
	I 01	5	V_{DD} =5. 0V, V_{0} =1. 0V, R_{EXT} =1. 23k Ω	-	15	-	mA
Constant current output	I ₀₂	5	V _{DD} =5. 0V, V _O =1. 0V, R _{EXT} =615 Ω	_	30	_	mA
Constant current error	Δ Ιο	5	V_{DD} =5. 0V, V_{O} =1. 0V, $\frac{R_{EXT}}{OUT0} \sim \frac{300}{OUT15}$	-	± 0. 27	± 0.46	mA
Constant current power supply voltage regulation	% V _{DD}	5	V_{DD} =4.5 $^{\sim}$ 5.5V, V_0 =1.0V, $\frac{R_{EXT}$ =1.24k Ω , $\frac{OUT10}{OUT15}$	-	± 0. 1	-	%/V
Constant current output voltage regulation	% V оит	5	V_{DD} =5. 0V, V_0 =1. 0~3. 0V, R_{EXT} =1. 24k Ω , OUT0 ~ $OUT15$	_	± 0. 1		%/V
Pull-up resistor	R_{UP}	3	ŌE	250	500	800	kΩ




Pull-down resistor	R _{DOWN}	2	LE	250	500	800	kΩ

Switching Characteristics (Unless otherwise specified, T_a =25℃, V_{DD} =5.0V)

Characteristi	cs	Symbol	Test circuit	Test conditions	Min	Тур	Max	Unit
Propagation	OE - OUT0	t _{pLH3}	6	LE=H	-	32	46	
delay time	OE - OUT1	t _{pHL3}	6	LE=H	-	45	49	ns
	CLK-SOUT	t _{pHL}	6	-	-	32	35	
Output rise tir	ne	t _{or}	6	10~90% of voltage waveform	-	30	35	ns
Output fall tin	ne	t _{of}	6	90~10% voltage waveform	-	45	50	ns


Test Circuit

Test Circuit1: High level logic input voltage/Low level logic input voltage







Test Circuit2: High level logic input current/Pull-down resistor



Test Circuit3: Low level logic input current/Pull-up resistor




Test Circuit4: Power supply current






Test Circuit5: Constant current output/Output OFF leak current/Constant current error Constant current power supply voltage regulation/Constant current output voltage regulation




Test Circuit6: Switching Characteristics






Timing Waveforms


1. CLK, SIN, SOUT



2. CLK, SIN, LE, \overline{OE} , \overline{OUTO}



3. OUT0






Application Information

ICN2037 exploits current precision controlling technology, and provides nearly no current variations from channel to channel and from IC to IC.


- 1) The maximum current variation between channels is less than ±3.0%, and that between ICs<±2.5%.
- 2) The current characteristic of output stage is flat, and can be kept constant regardless of the variations of LED forward voltage.



Setting Output Current

The output current (lout) of ICN2037 is set by an external resistor, Rext. The relationship between lout and Rext is

lout=
$$(V_{R-EXT}/R_{ext})*15$$
 $V_{R-EXT}=1.232V;$







Package Outline

SS0P24-P-150-0.635

SSOP24 (150mil) PACKAGE OUTLINE DIMENSIONS







	Symbol	Dimensions In	Millimeters	Dimensions In Inches		
	Symbol	Min	Max	Min	Max	
	A		1. 750		0.069	
$\begin{bmatrix} 1 \end{bmatrix}$	A1	0.100	0.250	0.004	0.010	
	A2	1. 250		0.049		
	b	0. 203	0.305	0.008	0.012	
	c	0.102	0. 254	0.004	0.010	
	D	8.450	8.850	0.333	0.348	
	E1	3.800	4.000	0.150	0. 157	
	E	5.800	6. 200	0. 228	0. 244	
	e	0.635 (BSC)		0.025	(BSC)	
	L	0.400	1. 270	0.016	0.050	
	θ	0°	8°	0°	8°	



Product Ordering Information

Product number	Package (Pb-Free)	Weight (mg)
ICN2037AP	SS0P24-P-150-0. 635	130
I CN2037BP	SS0P24-P-150-0. 635	130



Important information

Chipone Technology (Beijing) Co., Ltd. (Chipone) reserves the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

Chipone warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with Chipone's standard warranty. Testing and other quality control techniques are utilized to the extent Chipone deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). CHIPONE SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF CHIPONE PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

Chipone assumes no liability for applications assistance or customer product design. Chipone does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of Chipone covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. Chipone's publication of information regarding any third party's products or services does not constitute Chipone's approval, warranty or endorsement thereof.

Copyright ©2015, Chipone Technology (Beijing) Co., Ltd.