Write the pipeline timeline for a 2-wide VLIW processor with one ALU/Branch operation slot and one Load/Store operation slot. Assume split instruction and data memory, full data forwarding, and perfect branch prediction (with both BHT and BTB).

Cycle	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25
lw t0, 0(s0)	IF	ID	EX	MEM	WB																				
add t1, t0, t1			IF	ID	EX	MEM	WB																		
addi t0, s0, 1				IF	ID	EX	MEM	WB																	
sw t0, 0(s0)					IF	ID	EX	MEM	WB																
beq t1, t0, loop					IF	ID	EX	MEM	WB																
lw t0, 0(s0)						IF	ID	EX	MEM	WB															

^{*} Can be simulated using the 2-wide-opt.conf and midterm_1_review.tr trace. The result is going be for an in-order superscalar but the only difference for a VLIW is that instead of the hazard detection unit inserting bubbles, the compiler schedules instructions so that there are no hazards.

Write the list of VLIW instructions based on the above schedule (note: you may have less than 10 instructions).

1 nop lw t0, 0(s0) 2 nop nop 3 add t1, t0, t1 nop 4 addi t0, s0, 1 nop 5 beq t1, t0, loop sw t0, 0(s0) 6 nop lw t0, 0(s0) 7 8 9	Insts	ALU/Branch	Load/Store
3 add t1, t0, t1 nop 4 addi t0, s0, 1 nop 5 beq t1, t0, loop sw t0, 0(s0) 6 nop lw t0, 0(s0) 7 8	1	nop	lw t0, 0(s0)
4 addi t0, s0, 1 nop 5 beq t1, t0, loop sw t0, 0(s0) 6 nop lw t0, 0(s0) 7 8	2	nop	nop
5 beq t1, t0, loop sw t0, 0(s0) 6 nop lw t0, 0(s0) 7 8	3	add t1, t0, t1	nop
6 nop lw t0, 0(s0) 7 8	4	addi t0, s0, 1	nop
7 8	5	beq t1, t0, loop	sw t0, 0(s0)
8	6	nop	lw t0, 0(s0)
	7		
9	8		
	9		
10	10		