## CPU Pipelining

CS/COE 1541 (Fall 2020) Wonsun Ahn




# Clocking Review


Stuff you learned in CS 447



#### Logic components


Do you remember what all these do?






## Uses of a Multiplexer

No problem in fanning out one signal to two points




- Cannot connect two signals to one point
  - Must use a multiplexer to select between the two





#### Uses of a Decoder

- Decodes an instruction to a bunch of control signals.
  - E.g. a binary decoder:




Α	В	Q0	Q1	Q2	Q3
0	0	1	0	0	0
0	1	0	1	0	0
1	0	0	0	1	0
1	1	0	0	0	1



#### The clock signal

• The clock is a signal that alternates regularly between 0 and 1:



- Bits are latched on to registers and flip-flops on rising edge
- In between rising edges, bits propagate through the logic circuit
  - o Composed of ALUs, muxes, decoders, etc.
  - o **Propagation delay**: amount of time it takes from input to output



#### Critical Path

- Critical path: path in a circuit that has longest propagation delay
   Determines the overall clock speed.
  - A D Q D Q OUT Select
  - The ALU and the multiplexer both have a 5 ns delay
- How fast can we clock this circuit?
  - $\circ$  Is it 1 / 5 ns (5 × 10<sup>-9</sup>s) = 200 MHz?
  - $\circ$  Or is it 1 / 10 ns (10 × 10<sup>-9</sup>s) = 100 MHz?  $\checkmark$



## MIPS Review

Stuff you learned in CS 447



## The MIPS ISA - Registers

- Remember that **ISA** means *Instruction Set Architecture*.
- It describes the interface that programmers use to control the CPU.
- MIPS has 32 32-bit registers, with the following purposes...

Name	Register number	Usage
\$zero	0	the constant value 0 (can't be written)
\$v0-\$v1	2-3	values for results and expression evaluation
\$a0-\$a3	4-7	function arguments
\$t0-\$t7	8-15	unsaved temporaries
\$s0-\$s7	16-23	saved temporaries (like program variables)
\$t8-\$t9	24-25	more unsaved temporaries
\$gp	28	global pointer
\$sp	29	stack pointer
\$fp	30	frame pointer
\$ra	31	return address




#### The MIPS ISA - Memory

- MIPS is a RISC (reduced instruction set computer) architecture
- It is also a *load-store* architecture

0x26

0xB9

- All memory accesses performed by load and store instructions
- Memory is a giant array of 2<sup>32</sup> bytes



The same memory viewed as bytes, 16-bit halfwords, and 32-bit words (using big-endian interpretation). All addresses are *aligned* (multiples of data size).


#### The MIPS ISA - Memory

• Loads move data *from* memory *into* the registers.

This is the address, and it means "the value of \$s4 + 8."

• Stores move data *from* the registers *into* memory.

\$t0 is the SOURCE!





#### The MIPS ISA – Flow control

• Jump and branch instructions change the flow of execution.

The **j** instruction unconditionally jumps to the target instruction.

```
li $s0, 10
—loop:

# ....
addi $s0, $s0, -1
bne $s0, $zero, _loop
jr $ra
```

The branch instructions conditionally branch to the target instruction. If not, execution continues on as normal.




#### Phases of instruction execution

- In most architectures, there are five phases:
  - **1. IF** (Instruction Fetch) get next instruction from memory
  - 2. ID (Instruction Decode) figure out what instruction it is
  - **3. EX** (Execute ALU) do any arithmetic
  - **4. MEM** (Memory) read or write data from/to memory
  - **5. WB** (Register Writeback) write any results to the registers
- Sometimes these phases are chopped into smaller stages



## A simple single-cycle implementation



• An instruction goes through IF/ID/EX/MEM/WB in one cycle



## "Minimal MIPS"



#### It ain't real MIPS


- For pedagogical (teaching) purposes...
- Instructions we care about:
  - o lw, sw, add, sub, and, or, slt, beq, and j
- Other instructions are mostly variations on these
- Let's just review the parts of the Minimal MIPS CPU and the control signals we'll need to make it work.



## The Minimal MIPS single-cycle pipeline

Pittsburgh

• A more detailed view of the abstract pipeline shown last time!




#### Control signals


- Registers
  - RegDataSrc: controls source of a register write (ALU / memory)
  - RegWrite: enables a write to the register file
  - o src1, src2, dst: the register number for each respective operand
- ALU
  - ALUSrc: whether second operand of ALU is a register / immediate
  - ALUOp: controls what the ALU will do (add, sub, and, or etc)
- Memory
  - MemWrite: enables a write to data memory
- PC
  - PCSrc: controls source of next PC (PC + 4 / PC + 4 + imm)
- → All these signals are decoded from the instruction!




#### How an add/sub/and/or/slt work



#### How an **Iw** works




#### How an **sw** works



#### What about **beq**?


- Compares numbers by subtracting and see if result is 0
  - If result is 0, we set PCSrc to use the branch target.
  - Otherwise, we set PCSrc to PC + 4.





## How a **beq** works


Pittsburgh



#### What about j?


• We have to add another input to the PCSrc mux.

j top





## A Single-cycle Implementation is not Optimal



- Why? Since the *longest* critical path must be chosen for cycle time
  - And there is a wide variation among different instructions




## A Single-cycle Implementation is not Optimal

- In our CPU, the **lw** instruction has the longest critical path
  - Must go through all 5 stages: IF/ID/EX/MEM/WB
  - Whereas add goes through just 4 stages: IF/ID/EX/WB
- If each phase takes 1 ns each, cycle time must be 5 ns:
  - add must wait 5 ns before executing next instruction,
     when it could have been done in 4 ns (if it weren't for lw)
- Q) If **Iw** is 1% and **add** is 99% of instruction mix, what is the average instruction execution time?
- A) Still *5 ns*! Even if add is 99%!



## A Multi-cycle Implementation

• It takes one cycle for each phase through the use of internal latches





#### A Multi-cycle Implementation is Faster!

- Now each instruction takes different number of cycles to complete
  - Iw takes 5 cycles: IF/ID/EX/MEM/WB
  - o add takes 4 cycles: IF/ID/EX/WB
- If each phase takes *1 ns* each:
  - Iw takes 5 ns and add takes 4 ns
- Q) If **lw** is 1% and **add** is 99% of instruction mix, what is the average instruction execution time?
- A) 0.01 \* 5 ns + 0.99 \* 4 ns = 4.01 ns (a bit faster than single cycle)
- \* Caveat: there is some delay due to the added latches but net win



#### And we can do even better!

- How?
- Did you notice?
  - When an instruction is on a particular phase (e.g. IF) ...
  - o ... other phases are not doing any work (ID/EX/MEM/WB)
  - That means our CPU is getting chronically underutilized!
- If CPU was a factory and 80% (4/5) of the workers were idling
  - The factory would not be a very productive factory
- Factories create an assembly line to solve this problem
  - Our CPU is going to use a *pipeline* (similar concept)



# Pipelining Basics



## Improving Washer / Dryer / Closet Utilization


If washer works on next load immediately after passing on to dryer
 → Washer gets higher utilization → Improves overall throughput!





#### Multi-cycle instruction execution


Let's watch how an instruction flows through the datapath.





#### Pipelined instruction execution


• Pipelining is just an extension of that idea!





## Pipelining Timeline

Instructions flow through the pipeline just like loads of laundry





#### A Pipelined Implementation is even Faster!

- Again each instruction takes different number of cycles to complete
  - Iw takes 5 cycles: IF/ID/EX/MEM/WB
  - o add takes 4 cycles: IF/ID/EX/WB
- If each stage takes 1 ns each:
  - Iw takes 5 ns and add takes 4 ns
- Q) The average instruction execution time (given 100 instructions)?
- A)  $(99 \, ns + 5 \, ns) / 100 = 1.04 \, ns$  (a ~5X speed up from single cycle)
  - Assuming last instruction is a lw (a 5-cycle instruction)



#### Pipelined vs. Single-cycle

• What did we gain in terms of performance?

instructions	V	cycles	V	seconds
program	Λ	instructions	^	cycle

Architecture	Instructions	СРІ	Cycle Time (1/F)
Single-cycle	Same	1	5 ns
Pipelined	Same	~1	1 ns

- Compared to single-cycle, pipelining improves clock cycle time
  - Or in other words CPU clock frequency
  - The deeper the pipeline, the higher the frequency will be

<sup>\*</sup> Caveat: in real life, latch delay and unbalanced stages impact cycle time



# Pipelining Hazards



## Pipelined vs. Single-cycle

• What did we gain in terms of performance?

$$\frac{\text{instructions}}{\text{program}} \quad X \quad \frac{\text{cycles}}{\text{instructions}} \quad X \quad \frac{\text{seconds}}{\text{cycle}}$$


Architecture	Instructions	СРІ	Cycle Time (1/F)
Single-cycle	Same	1	5 ns
Pipelined	Same	~1	1 ns

- For pipelined, we said CPI is practically 1
  - But that depends entirely on having the pipeline filled
  - And achieving close to 100% utilization on your CPU
- In real life, there are *hazards* that prevent 100% utilization
  - Structural hazards, Data hazards, Control Hazards



#### Structural hazards


Two instructions need to use the same hardware at the same time.





#### Data hazards

An instruction depends on the output of a previous one.




- sub must wait until add's WB phase is over before doing its EX phase
- Or does it...?



#### Control hazards

You don't know the outcome of a conditional branch.



- Uh oh, turns out we SHOULD have taken the branch...
- What happens to the **add** instruction?
- What could we have done instead?

