Write the pipeline timeline for a 1-wide processor with an optimized 5-stage pipeline.

Assume split instruction and data memory, full data forwarding, and perfect branch prediction (with both BHT and BTB)

Cycle 12 13 lw t0, 0(s0) add t1, t0, t1 addi t0, s0, 1 sw t0, 0(s0) beq t1, t0, loop lw t0, 0(s0)

<sup>\*</sup> Can be simulated using 1-wide-opt.conf and midterm\_1\_review.tr trace.