Solid State Digitally Resettable and Programmable Circuit Breaker

Kyle Mayer and Matt Wismer

MAD VLSI Final project, Fall 2014


Our intention:


We want to create a chip that preforms the logic necessary to shut off a MOSFET in an over current condition, acting like a digitally resettable circuit breaker. It utilizes the fact that a low side NMOS power FET operating in the ohmic region has a fairly linear relationship between drain voltage and drain-source current. Our chip compares this voltage to a digitally programmable set point, and provides the logic signal to drive the gate of the FET. It also has a digital reset pin that allows the FET to be turned back on after tripping.

Circuit Design:

See <https://github.com/MattWis/MADVLSI-Final> for fully detailed schematics

Top Level Schematic:



DAC Design:

Simulation:

[image of sim]

Explination: you can see it tripping, reseting, etc.

Layout:

Matching:

Had trouble with resistors. Otherwise matches. See attached documents for more info.

Testing procedure:

In order to maximize the chances of success, we have created a large number of internal break points. These are places where two elements are supposed to be connected, but are intentionally left disconnected. Instead, both elements are routed out to bonding pads. This means that for proper operation, these two pins will need to be jumpered together. Prior to inserting the jumpers though, each element can be tested individually, and if one doesn’t work it can be bypassed by an off the shelf compatible component.

[image of pin breaks]

As such, our testing procedure involves individually testing each component, then inserting jumpers, then one final test on the entire system. Each test assumes that all previous tests have passed, or that a suitable bypass has been found.

TEST1: on chip resistor (DAC). Use a multimeter to measure the resistance between pin 29 and power (pin ??). It should be ~50K??

TEST2: on chip resistor 2 (current source). measure the resistance between pin 22 and ground. It should be ~ 100k??

TEST3: on chip resistor 3 (amplifier). measure the resistance between pin 21 and 7. It should be ~ 100k??

TEST3: on chip resistor 3 (amplifier). measure the resistance between pin 21 and gnd. It should be ~ 100k??. you can now jumper 21 to 27

TEST1: the DAC. Jumper pin 29 to pin 23. Use an external resistor between pin 23 and power if TEST1 failed. Apply power to the chip. Use a microcontroller or digital logic generator to provide binary counting logic on pins 1,2, and 3. Use an oscilloscope to measure the voltage on pin 10. It should count 8 discrete binary steps. They will not neccissarily reach 5V. upper voltage depends on the resistor value.

TEST3: Op amp. Apply a voltage to pin 9 (~2.5V). apply a current on pin 7 (~100uA). Sweep the voltage on pin 8 around the voltage on pin 9 and verify that the behavior of an op amp is seen. Assuming both the op amp and DAC passed tests, you may now jumper pins 10 and 9.

TEST4: current source. Tie an external resistor (~100K) from pin 21 to ground. Measure the current through this resistor. Current should be ~100 uA. Assuming both this test and test 2 pass, you may now Jumper pins 21 to pins 22.

TEST5: current mirror. Tie pins 17 and ?? to ground through two seperate resistors. Measure the current through the resistors. they should be close to 100uA. Assuming both are close, you may now jumper 17 to ?? and ?? to 7.

TEST6: OR gate. Apply a digital logic signal to pins 12 and 4. Read the voltage on pin13 and verify that the truth table of an OR gate is accurately represented. Jumper pins 11 and 12.

TEST: amp. Apply a smallish amplitude (1V pk-pk) sine wave on pin 6. Measure voltage on pin 7. Verify that the input waveform is amplified by a factor of 2. Assuming this test is passed, tie pins 7 and 8.

TEST: full system test. Apply a small voltage analog signal on pin 6. Apply a digital binary input on pins 1,2, and 3. Apply a digital low on pin 4. Read the digital state of pin 13. Increase the voltage on pin 6 until it ‘trips’ (digital state on pin 13 becomes high). Reset the state of pin 13 by raising pin 4 high, then returning pin 4 low. Repeat this test multiple times. The trip voltage should be consistent. It should also be linearly controllable via pins 1,2, and 3.

TEST: high voltage robustness. Apply a higher voltage (20-50V) on pin 6. Remove the voltage and repeat the previous test to verify that nothing has broken.

TEST: practical application. Set up a power mosfet as a low side switch with a variable load. Either drive the gate with pin 13 (if the gate can be driven by 5V), or use pin 13 as a logic signal for a gate driver. Tie the source to pin 6. Apply a digital signal on pins 1,2,3. See if you can decrease the load to the point where the FET shuts off. Use pin 4 to turn it back on.

TEST???? High voltage fet??

TESTXX: Fuse. Put a current between pins 14 and 16. Increase current until the current stops (circuit becomes open). Record this current level. Feel free to test if any other components on the chip were fried by repeating above tests. (not required)