

Freie Universitat Berlin Erasmus Program

10 ECTS

Computer Architecture

Professor:
Larissa Groth

Autor:
Filippo Ghirardini

Winter Semester 2024-2025

Contents

| 1 | Tntr | oducti | an a | 4 |
|---|------|---------|---------------------------------|--------|
| T | | | | _ |
| | 1.1 | Comp | tter | 4 |
| | | 1.1.1 | Micro-Computer | 4 |
| | 1.2 | Archit | ecture | 4 |
| | | 1.2.1 | Von Neumann | |
| | | 1.2.1 | IBM PC | |
| | | | | |
| | | | Principle of operation | |
| | | | Pros and cons | 5 |
| | | 1.2.2 | Harvard | 5 |
| | 1.3 | Perfor | nance | 6 |
| | 1.0 | 1 01101 | Benchmarks | 6 |
| | 1 4 | т , | | |
| | 1.4 | | tion Set Architecture | |
| | 1.5 | Micro | Architecture | 7 |
| | 1.6 | Classi | cation | 7 |
| | | | Granularity | 7 |
| | 1.7 | 6 I ove | model | |
| | 1.1 | 0-DCVC | . model | ' |
| 2 | Dat | a arith | matia | 6 |
| 4 | | | | 8 |
| | 2.1 | | er systems | 8 |
| | 2.2 | Conve | sion FROM decimal | 8 |
| | | 2.2.1 | Euclid | 8 |
| | | 2.2.2 | Horner | |
| | 2.3 | | sion TO decimal | |
| | | | | |
| | 2.4 | Gener | d conversion | 9 |
| _ | 3.50 | | | |
| 3 | Mic | | tecture | 10 |
| | 3.1 | Archit | ecture of a microprocessor | 10 |
| | | 3.1.1 | Control unit | 10 |
| | | | Clock | 10 |
| | | | Decoder | |
| | | | | |
| | | | Opcode register | |
| | | | Control register | 11 |
| | | 3.1.2 | Execution unit | 11 |
| | | | Communication with control unit | |
| | | | Status register | |
| | | | | |
| | | | Program Status Word | |
| | | | Address generation unit | 12 |
| | | 3.1.3 | Registers | 12 |
| | | | Base pointer | 12 |
| | | | Index register | |
| | | | | |
| | | | Stack pointer | |
| | | 3.1.4 | System Bus Interface | |
| | 3.2 | Pipelii | ing | 13 |
| | | 3.2.1 | Structural enhancements | 13 |
| | | | SISD | |
| | | | SIMD | |
| | | | | |
| | | | MIMD | |
| | | | MISD | 13 |
| | | 3.2.2 | Pipeline processing | 14 |
| | | | Speedup | |
| | | | | |
| | | | Five stage pipeline | |
| | | | Two instruction | 14 |
| | | | Specialized execution units | 15 |
| | | | MIPS pipeline | 15 |
| | | 3.2.3 | Pipeline hazards | 15 |
| | | 5.2.5 | | 0 |

CONTENTS

| | | Data hazard |
|-----|---------|------------------------|
| | | Software solutions |
| | | Hardware solutions |
| | | Structural hazard |
| | | Control hazard |
| | | Software solution |
| | | Hardware solution |
| | 3.2.4 | Branch prediction |
| | | Branch Target Buffer |
| | | Static |
| | | Dynamic |
| | | Predictors |
| | | Predicate instructions |
| 3.3 | Superso | calar processors |

CONTENTS 2

Computer Architecture

Autor: Ghirardini Filippo

Winter Semester 2024-2025

1 Introduction

1.1 Computer

A computer is made of three components:

- Hardware: mechanical and electronic components
- Software: programs running on it
- Firmware: micro-programs stored in ROM


Note 1.1.0.1. Logical equivalence between HW and SW.

input Software output Firmware Hardware

1.1.1 Micro-Computer

A micro-computer classical architecture is composed of different **modules**, each one dedicated to a feature (and to a corresponding physical part). They're all connected through a **bus**.

Central processing unit (CPU)




1.2 Architecture


1.2.1 Von Neumann

This architecture is one of the most wide spread. It has the following components:

- Central Processing Unit: controls the flow and the execution of all instructions. Consists of:
 - Control Unit: interprets the instructions and generates the control commands for other components
 - Arithmetic Logical Unit: executes the instructions, if needed with I/O and memory modules
- **Memory**: storage of **data** and **programs** as sequences of bits. It consists of memory cells with a fixed length, each one accessed individually with an address.




• Input/Output units: interface to the outside world that inputs and outputs the data



• Interconnection

Observation 1.2.1 (Von Neumann Bottleneck). Since there is no difference in memory between instructions and data and the CPU is way faster than the bus and the memory, the main interconnection is the central bottleneck.

IBM PC The IBM PC is a modified von Neumann architecture and was introduced by IBM fall 1981. The interconnection structure was realized by several busses.



Principle of operation This architecture follows the Single Instruction Single Data (SISD): at any time the CPU executes only a single instruction that can only manipulate a single operand.

There are **no memory protection** mechanisms, meaning that programs can destroy each other and access arbitrary data. Memory is **unstructured** and is addressed linearly. Interpretation of memory content depends on the context of the current program only.

Instruction processing follows a two phase principle:

- Interpretation: the content of a memory cell is fetched based on a program counter. This content is then interpreted as an instruction.
- Execution: the content of a memory cell is fetched based on the address contained in the instruction. This content is then interpreted as data.

Note 1.2.1.1. The instruction flow follows a strict sequential order.

Pros and cons The advantages of this architecture:


- Principle of minimal HW requirement
- Principle of minimal memory requirement

The disadvantages:

- Von Neumann bottleneck, also influencing programming approaches to deal with that
- Low structuring of data
- The instruction determines the operand type

1.2.2 Harvard

The main idea in this architecture is that there is a separation between data and program memory. Typically a processor uses this internally and then externally has a Von Neumann.



1.2 Architecture 5

1.3 Performance

Definition 1.3.1 (Moore's Law). The number of transistors in an integrated circuit doubles about every two years.

Observation 1.3.1 (Overclocking). Given a certain processor with a clock speed, we can tune it up. The main consequence is that the energy used increases drastically, leading to higher and higher temperatures.

We need to assess the performance of a computer for different reasons: selecting a new one, tuning it o designing it. There are different methods to do so:

- Evaluation of hardware parameters, such as
 - Hypothetical maximum performance
 - MIPS o MOPS: millions of instructions/operations per second
 - MFLOPS: millions of floating point operations per second
 - MLIPS: millions of logical interferences per second
- Run-time measurements of existing programs through benchmarks that do different tasks (e.g. number crunching)
- Monitoring real cases of users through HW and SW monitoring
- Model theoretic approach with analytical methods or SW simulations

Benchmarks Here some example of benchmarks:

- Sieve of Erathostenes: uses the Ackermann function
- Whetstone: from 1970, uses FORTRAN with a lot of floating point arithmetic
- Dhrystone: from the begin of 1980s, focused on integers
- Savage-Benchmark: with mathematical standard functions
- Basic Linear Algebra Subprograms (BLAS), which is the core of the Linear Algebra Package
- Lawrence Livermore Loops for vectorizing compilers
- **SPEC**: Standard Performance Evaluation Corporation is a non profit organization created in 1989 that involves a lot of chip vendors. They focus on calculation speed and throughput.

1.4 Instruction Set Architecture

This type of architecture comprises the description of **attributes** and **functions** of a system from a machine language programmer's point of view. It enables the use of programs independent on the actual implementation. It defines:

- Instruction set
- Instruction formats
- Addressing modes
- Interrupt handling
- Logical address space
- Register and memory model accessible by the programmer

Note 1.4.0.1. It does not describe internal operations, components and implementation.

1.3 Performance 6

1.5 Micro Architecture

This type of architecture comprises the description of **hardware structure**, **data paths**, and **internal logic** of a specific realization of a processor. It defines:

- Number and stages of pipelines
- Usage of super scalar technology
- Number of ALUs
- Organization of cache memory

Definition 1.5.1 (Binary compatibility). All microprocessors following the same processor architecture specification are called **binary compatibles**.

1.6 Classification

To classify different architectures we use the type of supported parallelism.

A parallel program can be seen as a partially ordered set of instructions, where the order is given by the dependencies among them. Independent instructions can be executed in parallel. We have five levels of parallelism:


- 1. Program
- 2. Process or task: it involves heavy weighted processes or coarse-grained tasks
- 3. Block: it involves threads or light-weighted processes
- 4. **Instruction**: about the basic instructions of the chosen language or instruction set
- 5. **Sub-Operation**: basic instructions of a language or instruction set can be divided into sub-operations/micro operations by a compiler/the processor

Granularity The granularity depends on the relation of computation effort over communication or synchronization effort. Typically we have:

- Large grained: program, process, and thread level
- Fine grained: instruction and sub-operation

Note 1.6.0.1. Sometimes, the block or thread level is considered as **medium** grained.

1.7 6-Level model



1.5 Micro Architecture 7

2 Data arithmetic

2.1 Number systems

Definition 2.1.1 (Positional). Representation of numbers as a sequence of digits z_i , with the radix point between z_0 and z_{-1} :

$$-z_n z_{n-1} \dots z_1 z_0 z_{-1} z_{-2} \dots z_{-m} \tag{1}$$

Each position i of the sequence of digits is assigned a value, which is a power b_i of the base b of the numbering system:

$$X_b = z_n \cdot b^n + z_{n-1} \cdot b^{n-1} + \dots + z_1 \cdot b^1 + z_0 \cdot b^0 + z_{-1} \cdot b^{-1} + \dots + z_{-m} \cdot b^{-m} = \sum_{i=-m}^n z_i \cdot b^i$$
 (2)

Common bases of numbering systems used in computer science are:

| Base (b) | Number system | Alphabet |
|----------|---------------|--|
| 2 | Binary | 0,1 |
| 8 | Octal | 0, 1, 2, 3, 4, 5, 6, 7 |
| 10 | Decimal | 0, 1, 2, 3, 4, 5, 6, 7, 8, 9 |
| 16 | Hexadecimal | 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, A, B, C, D, E, F |

2.2 Conversion FROM decimal

2.2.1 Euclid

Considering the following representation of a number that we want to convert in a base b:

$$Z = z_n \cdot 10^n + z_{n-1} \cdot 10^{n-1} + \dots + z_1 \cdot 10 + z_0 + z_{-1} \cdot 10^{-1} + \dots + z_{-m} \cdot 10^{-m} =$$

$$= y_n \cdot b^p + y_{n-1} \cdot b^{p-1} + \dots + y_1 \cdot b + z_0 + y_{-1} \cdot b^{-1} + \dots + y_{-q} \cdot b^{-q}$$

we generate the digits step by step starting with the most significant (leftmost):

1. Search p according to the inequation

$$b^p \le Z < b^{p+1}$$

and assign i = p and $Z_i = Z$

- 2. Derive y_i and the reminder R_i by division of z_i by b^i
- 3. Repeat step 2 for i = p 1, ... and replace each step Z_i with R_i until $R_i = 0$ or b^i is small enough that the precision is enough

2.2.2 Horner

This method is structured in two phases:

1. Integer part: factoring out the integer we get

$$X_b = \sum_{i=0}^n z_i \cdot b^i = ((\dots(((z_n \cdot b + z_{n-1}) \cdot b + z_{n-2}) \cdot b + z_{n-3}) \cdot b \dots) \cdot b + z_1) \cdot b + z_0$$

2. **Decimal** part: we multiply the decimals of the number by base b to get the fractional digits y_{-i} from the most to the least significant position

$$Y_b = \sum_{i=-m}^{-1} y_i \cdot b^i = ((\dots(((y_{-m} \cdot b^{-1} + y_{-m+1}) \cdot b^{-1} + y_{-m+2}) \cdot b^{-1} + y_{-m+3}) \cdot b^{-1} \dots) \cdot b^{-1} + y_{-1}) \cdot b^{-1}$$

2.3 Conversion TO decimal

We represent the values of the single positions of the number we want to convert in our common decimal system and sum all values.

The value X_b of the number is the sum of all single values of all positions $z_i \cdot b^i$, like in equation (2).

2.4 General conversion

If we want to convert from an arbitrary system to another, we first convert to decimal and then we use one of the other two methods.


Observation 2.4.1. If the base of one system is a power of the base of another system the conversion is done by Replacing a sequence of digits by a single digit or replace a digit by a sequence of digits, respectively.

3 Microarchitecture

This section describes level no. 1 from the 6 level model that we saw in 1.7.

3.1 Architecture of a microprocessor


The internal architecture of a simple microprocessor is designed as follows:



3.1.1 Control unit

The control unit is the part that **controls** all the other components.

Clock Generates the system clock for distribution to all components.



Decoder It generates all control signals for the components and uses status signals and opcode as an input. Often **micro-programmable**.

Definition 3.1.1 (Micro programmable). The processor stores a microprogram for each instruction that can be modified only by the manufacturer. Single bits of a micro instruction represents micro operations, thus a setting of the control signals for the components. Pure RISC processors typically use a fixed sequential circuit instead.

The **phases of execution** of an instruction is composed of:

- 1. **Fetch**: load the next instruction into the opcode register
- 2. **Decode**: get the start address of the microprogram representing the instruction
- 3. **Execute**: the microprogram controls the instruction execution by sending the appropriate signals to the other components and evaluating the returned signals

Opcode register It contains the portion of the **instruction** that specifies the currently executed operation to be performed and eventual **opcodes**. It has **several registers** because:

- Different instructions may have different sizes
- Opcode **prefetching** may speed up program execution: while decoding the current instruction the following one may be prefetched

Control register It stores the current status of the control unit. The meaning of the different bits depend on the specific processor. Some examples:


- Interrupts enable: determines if the processor reacts to interrupts
- VM extension enable: enable HW assisted virtualization on x86 CPUs
- User mode instruction prevention: if set, certain instructions cannot be executed in user level


3.1.2 Execution unit

The execution unit executes all **logic** and **arithmetic operations** controlled by the control unit (e.g. int and float arithmetic, logic operations, address operations).

Communication with control unit Single bits of a micro instruction directly control the ALU operation and its operands.

Example 3.1.1. Example of micro instruction that sets S_3 , S_4 and S_5 :





Status register Informs the control unit about the state of the processor after an operation via single bits. Common **flags** (the bits) are:

- Auxiliary Carry (AF): indicates a carry between the *nibbles* (4bit halves of a byte). It's used for binary coded digit arithmetic. ¹
- Carry Flag (CF): indicates a carry produced by the MSBs. Allows for additions and subtractions between **numbers larger** that a single word through sequential operations that take the carry into account.
- **Zero Flag** (ZF): if the result of an operation was zero. Used for **conditional branches**.
- Even Flag (EF): if the result is even or odd based on the LSB
- Sign Flag (SF): if the result is negative (MSB is 1) in two complements. Used for conditional branches.
- Parity Flag (PF): if the number of set bits is even or odd. Used for error detection.
- Overflow Flag (OF): if the result of an operation is too large to be represented

Program Status Word Status register combined with control register determine the current **state** of a processor. If we combine that with the **program counter** we get the state of a processor at a certain instruction of a program. It gets:

- Pushed to stack before context switch
- Pulled from stack to continue execution of an interrupted program

¹Also called half-carry flag, digit carry, decimal adjust flag.


Address generation unit Calculates the address based on control signals from the control unit and possible additional content of the registers.

execution unit address generation, load store, branch execution, memory management

3.1.3 Registers


They extend the registers of the execution unit, containing frequently used operands. It's a very fast memory with a low access time (< 1ms). The selection of single registers happens through dedicated control lines without any address decoding. It can also offer other functions:

- Increment and decrement
- Shift
- Set to zero



There are several independent I/O ports, allowing **simultaneous** writing and reading of different registers. In modern processors up to 4 writes and 8 reads in one clock cycle.

Base pointer The base pointer special register contains the start address of a memory region (e.g. an array). The **index** represents the offset relative to the base pointer. The sum of the two gives the absolute address of an element.



Index register The index register has special functions to save time from the ALU:

- Post-increment: automatic increment of the register by n after addressing the memory
- **Pre-decrement**: automatic decrement of the register by n before addressing the memory
- Auto-increment/decrement
- Autoscaling by a factor n, used to access memory in bytes or words

Stack pointer Part of the main memory organized with **LIFO** principle. It stores the **PSW** during the subroutine calls/interrupts, allows the passing of the **parameters** and stores **temporary results**. Processors usually have different types (e.g. user, system, data).

The stack pointer contains the address of the newest data on the stack.


Two operations are allowed:

- PUSH: transfer the value of a register on top of the stack
- POP: load a register with the value on top of the stack and remove it

3.1.4 System Bus Interface

The Bus Interface Unit is the connection of the microprocessor to all the other components of the computer. The main purposes are:

- Buffering of addresses and data (operand and instructions)
- Adaptation of clock cycle, bus width and voltages
- Tristate: detaches the processor from the external bus



3.2 Pipelining

The performance of a computer can be improved either by improving the **hardware** using new technologies and materials (expensive and with limitations) or by increasing the **parallelism** (more transistors, wider bus, replicated function units).

3.2.1 Structural enhancements


The classification of computer architectures, according to Flynn, is composed of four types.

SISD Single Instruction Single Data consists in one single stream of instructions that operate on the data (classic Von Neumann).

SIMD Single Instruction Multiple Data is where all processors perform the same instruction on different data (array processor). E.g. image processing, where each processor handle one part of the image.

MIMD Multiple Instruction Multiple Data where all processors perform different instructions on different data. The one it's mostly used today.

MISD Multiple Instruction Single Data where several instructions operate on a single data. Not very common but could be use e.g. for fault tolerance (and then compare the results).



3.2.2 Pipeline processing

Pipelining is the **subdivision** of an operation into several phases or sub operations and their **synchronous execution** in different functional unit (each one responsible for its own).

Each stage is a pipeline **stage** or **segment**. The whole pipeline is clocked in a way that each cycle instruction can be shifted one step further through it.

Ideally we have a **k stage pipeline** with k cycles and k stages, allowing k instructions to be executed at the same time and needing k cycles to complete.

Definition 3.2.1 (Latency). Duration of the complete processing of an instruction. The time an instruction needs to go through all k stages of the pipeline.

Definition 3.2.2 (Throughput). Number of instructions leaving the pipeline per clock cycle. It should be close to 1 for a **scalar** processor and may be > 1 for **superscalar** processors.

Speedup A standard processor without pipeline, considering n instructions and k stages, needs:

$$n \cdot k$$
 cycles (3)

A **pipelined** processor needs, assuming k cycles latency and throughput = 1, needs:


$$k + (n-1)$$
 cycles (4)

Assuming an infinite number of instructions the **speed up** of a processor with a k staged pipeline is:

$$\lim_{n \to \infty} \frac{n \cdot k}{k + n - 1} = \lim_{n \to \infty} \frac{k}{\frac{k}{n} + 1 - \frac{1}{n}} = \frac{k}{0 + 1 - 0} = k \tag{5}$$

Five stage pipeline It consists in these five stages:


- 1. **Instruction Fetch** (IF): load the instruction from memory or cache into the opcode register and increment the program counter
- 2. **Instruction Decode** (ID): generate internal signals based on the opcode or jump to the appropriate microprogram
- 3. **Operand Fetch** (OF): load the operands from the registers into the operand registers of the ALU and calculate the effective address for load/store or branch instructions
- 4. Execution (EXE)
- 5. Write Back (WB): write the result into a register or memory if needed. Load/store instructions put the address on the address bus and transfer the data to the memory




Two instruction If we assume that:

- Instruction Fetch requires half the time of all other stages
- We can have arbitrary many other functional units

then we can have an improved pipeline that works in parallel:




Specialized execution units



MIPS pipeline The MIPS pipeline is defined as follows:

- 1. **Instruction Fetch** (IF): fetch instruction from *main* memory
- 2. **Instruction Decode** (ID): read operand registers while decoding the instruction (simultaneous thanks to format of MIPS instructions)
- 3. **Execution** (EXE): **execute** the operation (arithmetical and logical operations) or **calculate** an address (*load* and *store*)
- 4. Memory Access (MEM): access an operand in data memory²
- 5. Write Back (WB): write the result into a register

With this pipeline the affected registers are **written** into during the first half of the WB stage while the operand registers are **read** during the second half of the ID stage.



3.2.3 Pipeline hazards

Definition 3.2.3 (Pipeline hazard). Phenomena that may disrupt the smooth execution of a pipeline.

Example 3.2.1. If we assume a unified cache with a single read port (instead of separate instruction and data caches), a memory read conflict appears among IF and OF stages. The pipeline has to stall (**pipeline bubble**) one of the accesses until the required memory port is available.

²If the instruction is *load* or *store*, otherwise nothing happens.


Data hazard These type of hazards happen when there are **dependencies** between instructions, causing an overlapping between their execution. There are three types:

- Read After Write (RAW): instruction 2 tries to read the register before instruction 1 writes it
- Write After Read (WAR): instruction 2 tries to write a register before instruction 1 reads it
- Write After Write (WAW): instruction 2 writes a register before instruction 1 writes it

Example 3.2.2 (RAW in MIPE pipeline). Let's consider this piece of code:

```
mov R1, A
mov R2, B
add R2, R1, R2
mul R1, R2, R1
```

We will have the following dependencies:



Observation 3.2.1 (WAR and WAW). In a five stage pipeline WAR and WAW can't happen since all instructions take five stages and the reads are always in stage 2 while the writes in stage 5.

Software solutions Software solutions involve two options:

- Put **no-op** operations after each instruction that may cause a hazard
- Reorder the instructions


Hardware solutions Hardware solutions require a hazard detection logic:

- Stalling or interlocking: we stall the pipeline for one or more cycles
- Forwarding: we forward either the result or the loaded data directly to the next stage where it's needed. It may be necessary to also use stalling since even if forwarded the data may still not be available.


Example 3.2.3 (Forwarding). Let's consider this piece of code:

```
add R1, R2, R3
sub R4, R1, R3
and R6, R1, R7
or R8, R1, R9
```

We will have the following forwarding of both, result and load



This is how a hardware (bypass) solution can be implemented:



Structural hazard Structural hazards may arise from some combinations of instructions that cannot be accommodated because of **resource conflicts**.

Example 3.2.4. If the processor has only one register port and two instructions want to write into it at the same time.

The main solutions are:

- Arbitration with interlocking: hardware that performs resource conflict arbitration and interlocks one of the competing instructions
- Resource replication: e.g. more write ports. This could arise more dependencies.

Control hazard Control hazards arise from control flow instructions (e.g. branch, jump).

Example 3.2.5. Considering this code:

```
cmp R1,R2
    adc R4,R5,R4
    beq Label
    add R3,R1,R2
Label: sub R6,R4,R5
    sll R0
```

The add instruction is still in the pipeline when the jump is executed and therefore it is also executed before it.

Software solution There are two options:

- Put no-op operations after every branch
- Reorder the instructions so that the ones that will not affect the branch will be executed right before it

Hardware solution There are three options:

- Interlocking: the hardware detects the branch and applies the interlocking to stall the next instructions
- Flushing: empty the pipeline before releasing the jump
- Speculative branch: in case of a conditional jump estimate the result and load the pipeline. If the estimate was wrong, *flush*.

3.2.4 Branch prediction

Branch prediction foretells the outcome of conditional branch instructions. IF stage finds a branch instruction and predicts its direction. The branch delay slots are speculatively filled with instruction, either those of:

- the consecutively following path,
- the path at the **target address**

After resolving of the branch direction decide upon correctness of prediction. In case of misprediction discard wrongly fetched instructions. Re-rolling in this case is **expensive**.

Branch Target Buffer The Branch Target Buffer (BTB) or Branch-Target Address Cache (BTAC) stores branch and jump target addresses. The BTB is accessed during the IF stage and consists of a table with **branch addresses**, the corresponding **target addresses**, and **prediction information**. There are some variations:

- Branch Target Cache (BTC): stores one or more target instructions additionally
- Return Address Stack (RAS): a small stack of return addresses for procedure calls and returns is used additional to and independent of a BTB.

Static The prediction for an individual branch does not change and comprises of:


- machine-fixed: the prediction can be wired into the processor by predicting that all branches will be taken (backwards) or all not taken (forward)
- **compiler-based**: opcode in branch instructions allows the compiler to set it. Then it can either **examine** the program code or use **profile information** from earlier runs

Dynamic In dynamic branch prediction the prediction is decided on the **computation history** of the program execution. In general gives better results than static but at the cost of **increased hardware complexity**.

Predictors A **one-bit** predictor correctly predicts a branch at the end of a loop iteration, as long as the loop does not exit. In nested loops, a one-bit prediction scheme will cause two mispredictions for the inner loop:

- One at the end of the loop, when the iteration exits the loop instead of looping again
- One when executing the first loop iteration, when it predicts exit instead of looping

This is avoided by a **two-bit** predictor scheme, where a prediction must miss twice before it is changed when a two-bit prediction scheme is applied.




| Class | Technique | Rough Accuracy (Spec 89) |
|----------|-----------------------------------|--------------------------|
| Static | always not taken | 40% |
| | always taken | 60% |
| | backward taken, forward not taken | 65% |
| Software | Static analysis | 70% |
| | Profiling | 75% |
| Dynamic | 1-bit | 80% |
| | 2-bit | 93% |
| | two-level adaptive | 95 – 97.5% |

Figure 1: Statistics about different techniques

Predicate instructions It provides **predicated** or **conditional instructions** and **predicate registers**, which are used as an additional input operand. They are able to remove a branch and keep the pipeline busy but it complicates the instruction set and consume resources.

3.3 Superscalar processors

Definition 3.3.1. Superscalar machines are distinguished by their ability to dynamically issue multiple instructions each clock cycle from a conventional linear instruction stream.



A superscalar pipeline is divided in three sections:

• in-order

- fetch: get the commands
- decode: decode the new instructions
- rename: externally visible register are mapped to internal shadow registers, stored in a rename map (e.g. alias table), so that core execution units are free from name dependencies
- issue if in-order issue processor. The waiting instructions in the waiting window are examined and then simultaneously (up to the issue bandwidth) issued to the functional units

• out-of-order

- issue if out-of-order issue processor
- execution: there is a reservation station, a buffer that contains a single instruction operands. There may be one for multiple units. When all the operands are ready the instruction is dispatched.
- completion: when the result is ready for forwarding and buffering. The reservation station gets freed and the state of the execution (can be an interrupt) is noted in the reorder buffer
- Commitment: after completion an instruction gets committed if:
 - * al previous instructions are committed or can be committed in the same cycle
 - * if no interrupt occurred before and during the execution
 - * if the instruction is not speculative anymore

• in-order

- retirement: an instruction retires when the reorder buffer is freed either because of a commit
 or a delete
- write-back: the result of the instruction is made permanent in the architectural register