

# TESTING AND FAULT TOLERANCE

## Laboratory Session 2: “ATPG & Fault Simulation”

Student Name	Student Surname	Student ID
Salvatore Gabriele	La Greca	S281589

**SAVE THIS FILE IN  
PDF AND SUBMIT IT**



**Politecnico  
di Torino**

# [A] Fault Simulation of External Patterns

The purpose of this exercise is to implement a tcl script that applies a fault simulation flow for the stuck-at fault model. TestMAX can then execute the script as follows:

```
tmax your_script.tcl -shell
```

TestMAX can simulate test patterns defined in different formats, such as in STIL (Standard Test Interface Language). Patterns stored in STIL files are compliant with the test procedures, which are also described in the same file and are read by TestMAX during the Design Rule Checking (DRC) process. As an example, the following code snippet shows two combinational patterns stored in a STIL file:

```
"pattern 0": Call "capture" { "_pi"=10100; "_po"=HLLHLHLHL; }  
"pattern 1": Call "capture" { "_pi"=11001; "_po"=LHHHLHLHL; }
```

In the example, `_pi` is followed by the values to be applied to the primary inputs, while `_po` is followed by the values that are expected on the primary outputs when the patterns are applied.

## [A.1] Tasks:

1. Check the contents of the STIL files in the folder and complete the table below
2. Create a TestMAX script for the fault simulation of the C6288 benchmark circuit by using the external test patterns stored in the STIL file. Add all stuck-at faults in the circuit while allowing the masking of some of the primary outputs (see [Appendix A: TestMAX Flow](#)).

Circuit	PIs	POs	Clock signals	Test patterns
C6288	datai(31..0)	datao(31..0)	-	59
b10	13	6	clock	0
b12	7	6	clock	0

- 💡 In the DRC command mode it is possible to mask some of the primary outputs. This means that a fault effect propagated to such an output is not considered as detected by the fault simulator. PO masks are added during the DRC mode of the flow. For instance, if you want to mask all possible ports but two, you can do it via the following flow:

```
DRC-T> add_po_masks -all
DRC-T> remove_po_masks <output port 1 name>
DRC-T> remove_po_masks <output port 2 name>
```

- 💡 It is possible to get the list of primary output pins and the current PO masks with the following commands:

```
DRC-T> report_primitives -pos
DRC-T> report_po_masks
```

### **[A.2] Tasks:**

1. Complete the following table by applying the proper PO masks to the C6288 circuit:

PO Masks	Test patterns	Test coverage	Not controlled faults	Not observed faults
<i>none</i>	59	99.88%	0	17
<i>datao(1)</i>	59	99.83%	0	17
<i>datao(2)</i>	59	99.72%	0	20
<i>datao(3)</i>	59	99.71%	0	22
<i>datao(1) to datao(3)</i>	59	99.32%	0	50
<i>all but datao(1) to datao(3)</i>	59	29.39%	0	9671
<i>all</i>	59	0.00%	0	6304

## **[B] Combinational ATPG**

In this exercise, TestMAX generates the patterns internally by means of the Automatic Test Pattern Generation (ATPG) process. As for the fault simulation, you can create a tcl script by following the guidelines in the figure. The script shall generate test patterns for a combinational circuit by using all stuck-at faults and allowing the masking of some primary outputs (as for the fault simulation script) and the application of constraints to some primary inputs (PIs).

You can use STIL procedures to force a constrained port to a state other than the requested constrained value for a limited number of tester cycles and then, return the port to its constrained value. For example, you might want to hold a global reset port to an off state for general ATPG patterns, but then allow it to be asserted to initialize the design. You can reproduce this behavior using TestMAX during the DRC phase, where it is possible to define constraints on the PIs as follows:

```

DRC-T> add_pi_constraints 0 <port name>      # the pin is tied'0
DRC-T> add_pi_constraints 1 <port name>      # the pin is tied'1
DRC-T> add_pi_constraints x <port name>      # the pin is not
controllable

```

The command can be repeated for each primary input pin to be constrained. The list of primary inputs can be obtained as follows:

```

DRC-T> report_primitives -pis

```

Additionally, you can also define restrictions on internal signals, which are not possible to be constrained with the `add_pi_constraints` command. Such features are not needed for the purposes of this exercise and you can check the user manual if you are interested.

### **[B.1] Tasks:**

1. Complete the following table after running the ATPG on the C6288 circuit, each time applying the requested primary input constraints and primary output masks while gathering the results from the TestMAX reports.

PI Constraints	PO Masks	Test Patterns	Test coverage	ATPG Untestable faults	Aborted faults
<i>none</i>	<i>none</i>	36	100%	0	0
<code>datai(0) = 0</code>	<i>none</i>	36	98.72%	186	0
<code>datai(0) = 1</code>	<i>none</i>	35	99.85%	22	0
<code>datai(1) = X</code>	<i>none</i>	58	95.49%	394	128
<code>datai(0) to datai(2) = 0</code>	<i>none</i>	35	95.41%	620	45
<code>datai(0) to datai(2) = 1</code>	<i>none</i>	36	99.47%	76	0
<code>datai(0) to datai(2) = X</code>	<i>none</i>	66	90.67%	1169	153

$\text{datai}(0) \text{ to } \text{datai}(2) = X$	$\text{datao}(1) \text{ to } \text{datao}(3)$	65	89.99%	1279	128
$\text{datai}(0) \text{ to } \text{datai}(2) = X$	All but $\text{datao}(1) \text{ to } \text{datao}(3)$	1	0.77%	2368	11724
<i>none</i>	<i>all</i>	0	0.00%	9604	4871

# [C] Full Sequential ATPG

In case of sequential circuits, the ATPG process using the functional input and output pins of the circuit is performed in the so-called *Full Sequential Mode* (which is activated using the proper setting, as in the figure). Moreover, you need to define clocks and reset signals, either by means of a STIL file, or explicitly in the DRC mode.

## [C.1] Tasks:

1. Complete the following table after running the full sequential ATPG on the b10 and b12 benchmarks, which are sequential circuits.

Circuit	Stuck-at faults	Test Patterns	Test coverage	Aborted faults	CPU time
b10	1124	33	91.10%	6	308.88
b12	6168	13	14.49%	4788	49830.24

💡 Since the process may require a lot of time (high complexity), it is possible to run it in background using [byobu](#), an enhanced terminal multiplexer SW as follows:

1. Connect to the remote server and run byobu on the terminal
2. Run the TestMAX script in the byobu shell
3. Press **F6** to *detach* the byobu shell. Now you can disconnect from the remote server, the work will continue in background
4. When you connect again to the remote server, run again byobu and you will *attach* to the shell.

# Appendix A: TestMAX Flow

## BUILD-

### **Read the VHDL/Verilog library models and netlist:**

- ❏ read\_netlist <HDL file name> -library [-insensitive]
- ❏ read\_netlist <HDL file name> -master [-insensitive]

### **Elaborate the top-level**

- ❏ run\_build\_model <top-level module name>

## DRC-

### **Add clock/reset signals (not needed if you use an .spf file)**

- ❏ add\_clock <off-state value (01)> <signal name>

### **Add Primary input constraints and output masks if needed**

- ❏ add\_pi\_constraints <01X value> <input port name>
- ❏ add\_po\_masks <output port name>

### **Run default DRC or use .spf file**

- ❏ run\_drc [<SPF file name>]

## TEST- ←

### **Set fault model**

- ❏ set\_faults -model stuck

### **Create fault list or import it (one of the following)**

- ❏ add\_faults -all
- ❏ add\_faults <instance name> **or** add\_faults -module <module name>
- ❏ read\_faults <file name> -add [-force\_retain\_code] [-maintain\_detection]

↓ Fault

↓ ATP

### **Read external patterns**

- ❏ set\_patterns -external <STIL file>

### **Check external patterns**

- ❏ run\_simulation [-sequential]

### **Run fault simulation**

- ❏ run\_fault\_sim [-sequential]

### **Select internal patterns**

- ❏ set\_patterns -internal

### **Set ATPG options (check the manual)**

- ❏ set\_atpg -help **or** man set\_atpg

### **For sequential circuits**

- ❏ set\_atpg -full\_seq\_atpg

### **Run ATPG**

- ❏ run\_atpg -auto\_compression

### **Report summaries**

- ❏ set\_faults -summary verbose -fault\_coverage
- ❏ report\_summaries

### **Write fault list**

- ❏ write\_faults <file name> -all -uncollapsed -replace

## Appendix B: Files of LAB2

💡 All files listed here are included in your remote /home directory under lab2 folder.

Filename	Description
b10.v	ITC'99 b10 netlist (sequential circuit)
b12.spf	ITC'99 b10 STIL procedure file
b12.v	ITC'99 b12 netlist (sequential circuit)
b12.spf	ITC'99 b12 STIL procedure file
c6288.vhd	ISCAS'85 c6288 netlist (combinational circuit)
c6288.stil	ISCAS'85 STIL procedure file and test patterns
pt2002.v	Technology library models



# Appendix C: Commands & Techniques

## [C.i] Fault-free simulation

A fault-free (or *gold*) machine simulation using the external patterns should be performed before running a fault simulation, to compare the TestMAX simulation responses with the expected responses found in the patterns. If the gold machine simulation reports errors, there is little value in proceeding to run fault simulation.

The gold machine simulation can be performed with the following command:

```
TEST-T> run_simulation -sequential
```

In case of error, TestMAX reports a list of messages indicating the simulation mismatches, as in the following example:

```
TEST-T> run_simulation -sequential
Begin sequential simulation of 36 external patterns.
10 o_y2 (exp=1, got=0)
20 o_y10 (exp=1, got=0)
Simulation completed:      #patterns=36/102,      #fail_pats=2(0),
#failing_meas=2(0)
```

## [C.ii] Fault Injection using TestMAX

The `run_simulation` command can be used to perform a logic simulation of the current pattern source determined by the `set_patterns` command and it reports any differences between simulated and expected values. This simulation can be performed in the presence of a selected fault and will report all failures that result from the fault.

After performing a fault-simulation, one fault marked as Detected by Simulation (DS) can be selected from the fault list and injected in the circuit.

For a logic defect, there are four types of fault behavior that you can select by means of the `-stuck` option: `stuck-at-0` (0), `stuck-at-1` (1), `stuck-at-01` (01), and `stuck-at-X` (X). For the `stuck-at-01` fault type, the value is fixed either to 0 or 1

for each pattern for all affected fanout branches. For the stuck-at-X fault type, the value is fixed either to 0 or 1 for each time frame for all affected fanout branches. All affected fanout branches have the same value.

The `-stuck` option supports multiple arguments of the same type. You can specify a maximum of ten logic faults for different pins, however only one injection is supported for a stuck-at-01 logic defect.

The following example simulates a single stuck-at-01 fault:

```
TEST-T> run_simulation -stuck { 01 ucore/freg/u540 }
```

The following example simulates a stuck-at-0 and a stuck-at-1 fault:

```
TEST-T> run_simulation -stuck { 0 ucore/freg/u540 1  
ucore/alu/u27 }
```

Transition delay faults can also be injected in the circuit. The following example simulates a rising transition delay fault in functional logic:

```
TEST-T> run_simulation -slow { r ucore/freg/u540 }
```

## [B.iii] Modify STIL Patterns

The patterns stored in the STIL file contain both primary input and primary output values. It means that, if the primary input values are modified, the primary output values need to be modified accordingly. You can use TestMAX to simulate patterns on the fault-free circuit and to update the primary output values. The updated patterns can be written back into a STIL file, as in the following example:

```
TEST-T> set_patterns -external patterns.stil  
TEST-T> run_simulation -sequential -update  
TEST-T> write_patterns patterns_update.stil -external -format  
stil
```

As an exercise, you can duplicate the C6288 STIL file and replace the `_pi` signals of the original patterns with the following values:

01010101010101011111111111111111

```
101010101010101011111111111111111111
010101010101010111011111111111111111
101010101010101011011111111111111111
110110110110110111111111111111111111
011011011011011011111111111111111111
101101101101101111111111111111111111
111111111111111111010101010101010101
111111111111111110110101010101010101
1111111111111111011010101010101010101
111111111111111100110101010101010101
111111111111111110000000000000000000
```

Then, you can run the TestMAX script to update the POs accordingly, followed by a fault simulation to evaluate the new fault coverage.

## [B.iv] N-times Detection

When you run the ATPG and the fault simulation processes with the default options, TestMAX considers a fault as detected when a difference is propagated to an observable primary output. By using the N-times detection option (`ndetects`), you can specify how many times a fault must be excited and propagated to an observable primary output before being considered as detected, as in the following examples:

- ❏ TEST-T> `run_fault_sim -sequential -ndetects 5`
- ❏ TEST-T> `run_atpg -auto_compression -ndetects 5`

As an exercise, you can play with the N-times detection option during the C6288 fault simulation and see how the fault coverage changes with respect to the one obtained in the first exercise. Moreover, you can do the same for the ATPG and compare the results with the previous exercises.

## [B.v] Incremental ATPG

Typically, the ATPG process may be iterated until a sufficient fault coverage is obtained. Especially for large designs, it may happen that the first execution of the ATPG process is quite

ineffective. This is typically due to the default ATPG options, or to specific testing strategies.

For example, the first run may be executed by limiting the number of patterns to generate and trying to compact them as well as possible. This can be done as in the following example:

```
TEST-T> set_atpg -patterns 500 -merge high
TEST-T> run_atpg
```

At the end of an ATPG process, the new generated patterns are added to the internal pattern set, while the current fault list is updated. This means that a new ATPG process can be started on the current fault list.

Moreover, you can run an ATPG process after a fault simulation, as follows:

```
TEST-T> set_patterns -external patterns.stil
TEST-T> run_fault_sim -sequential
TEST-T> set_patterns -internal
TEST-T> run_atpg
```

Another parameter which may impact on the effectiveness of the ATPG process is the *abort limit*. The search for a pattern by the ATPG algorithm involves making a decision and certain assumptions, setting inputs values, and determining whether controllability and observability can be attained. When an assumption is proved false or some restriction or blockage is encountered, the algorithm backs up, remakes the decision, and proceeds until the abort limit is reached or a pattern is found to detect the fault. The value of the *abort limit* parameter can be set as in the following example:

```
TEST-T> set_atpg -abort_limit 20
```

By increasing the value of such a parameter, the process will require higher levels of effort. Determining an appropriate setting for the abort limit is an iterative process. The following example sequence shows how to play with this feature:

```
TEST-T> set_atpg -abort_limit 10 -merge off
TEST-T> run_atpg
TEST-T> set_atpg -abort 50
```

```
TEST-T> run_atpg  
TEST-T> set_atpg -abort 250  
TEST-T> run_atpg
```

As an exercise, you can try to improve the fault coverage obtained in the ATPG of the C6288, especially with many PI constraints and PO masks, by acting on the abort limit value.