

Towards mm-wave nanoelectronics and RF switches using MoS₂ 2D Semiconductor

Myungsoo Kim, Saungeun Park, Atresh Sanne, Sanjay Kumar Banerjee, and Deji Akinwande

Microelectronics Research Center, The University of Texas at Austin, Austin, TX 78758, USA

Abstract—In this paper, we report state-of-the-art large area CVD monolayer MoS₂-based RF transistors and RF switches. An embedded gate structure was used to fabricate short channel CVD MoS₂ RF FETs with an intrinsic f_T of 20 GHz, intrinsic f_{max} of 11.4 GHz, and the high-field saturation velocity v_{sat} of 1.88×10^6 cm/s. The gate-first process allows for enhancement mode operation, I_{ON}/I_{OFF} ratio of 10^8 , and a transconductance (g_m) of 70 $\mu S/\mu m$. Also, we use a vertical MIM structure for a RF switch based on CVD MoS₂. The device was programmed with a voltage as low as 1 V, and achieves an ON-state resistance of $\sim 5 \Omega$ and an OFF-state capacitance of ~ 6 fF. We measured and simulated the RF performance of the device up to 50 GHz and report 0.5 dB insertion loss, 15 dB isolation (both at 50 GHz), and 5 THz cutoff frequency.

Index Terms—Two-dimensional material, TMD, CVD MoS₂, RF applications, transistors, RF switches, GHz regime

I. INTRODUCTION

Research interest in the field of RF nanoelectronics using atomically thin two-dimensional transition metal dichalcogenides (TMDs) has gained significant momentum. MoS₂ is a TMD with higher mobility (~ 50 cm²/Vs) than organic semiconductors, large bandgap (~ 1.8 eV), high I_{ON}/I_{OFF} ratio ($>10^6$), strong current saturation, and GHz RF performance [1-3]. Recent studies have improved the cutoff frequencies of MoS₂ RF FETs [4]. The common mechanical cleavage process of obtaining TMDs is not scalable for industrial purposes and, thus far, there have been few studies on chemical vapor deposited (CVD) MoS₂ RF applications. Here, we report state-of-the-art large area monolayer CVD MoS₂-based RF transistors [5,6] and switches. We employ an embedded gate structure to improve the RF characteristics of MoS₂ FETs. The experimental devices exhibit enhancement mode operation, I_{ON}/I_{OFF} ratio of 10^8 , and the highest CVD MoS₂ transconductance of 70 $\mu S/\mu m$. Furthermore, we introduce a new application using a single atomic sheet of MoS₂ as a non-volatile RF switch. The switching performance and retention time was measured with a DC voltage bias. The RF performance of the device was measured up to 50 GHz and simulated with a lumped-element circuit model. Our results suggest that MoS₂ atomic sheets are promising for the design of low power RF applications.

II. CVD MoS₂ RF FETs

Fig. 1(a) is a schematic of the embedded gate MoS₂ RF FETs. Two embedded gate fingers were patterned on intrinsic Si/SiO₂. Then, electron beam lithography (EBL) and e-beam evaporation were used to define and deposit the embedded gate metal

consisting of 2/23 nm Ti/Au. Various horizontal gate lengths were defined down to a minimum length of 100 nm.




Figure 1. (a) Schematic of an embedded gate MoS₂ FET. (b) Optical image of a CVD MoS₂ device with ground-signal-ground (GSG) gate finger layout.

Atomic layer deposition (ALD) at 200°C was used to deposit 10 nm of Al₂O₃ as the gate dielectric. Large area monolayer CVD MoS₂ was transferred by poly(methyl methacrylate)-assisted wet transfer. Phosphoric acid was used to etch a via to connect the embedded gate fingers with the gate pad. The active MoS₂ channel was defined by Cl₂/O₂ plasma etching. A final EBL step patterned source and drain (S/D) contacts consisting of 2/70 nm Cr/Au. Fig. 1(b) shows the top-view image of the gate fingers.




Figure 2 (a) CVD-grown MoS₂ FET DC transfer curves, $I_{ds}-V_{gs}$, for a 150nm gate length device with an I_{ON}/I_{OFF} ratio of 10^8 at 100mV of drain bias. (b) Output curves, $I_{ds}-V_{ds}$, for the same device with current density of 120 $\mu A/\mu m$ at a V_{ds} of 3.5 V. The device shows good current saturation beyond a V_{ds} of 3V.

A. MoS₂ FET DC characterization

Fig. 2(a) shows the $I_{ds}-V_{gs}$ characteristics of an embedded gate MoS₂ FET with a gate length of 150 nm. The embedded gate structure was employed due to its superior gate modulation and cleaner MoS₂-dielectric interface with less fixed-charge and organic impurities. Subsequently, the threshold voltage, V_{th} , is positive and close to 0 V, in contrast to many top-gated

structures. The maximum field-effect mobility, μ_{FE} , is $21.2 \text{ cm}^2/\text{Vs}$. After transfer, the MoS₂ wraps conformally to the topology of the gate fingers. The electrostatic control is improved over top-gated devices because the electric field flux reaching the MoS₂ channel is increased at an equivalent gate voltage. We obtain a peak transconductance, g_m , of $70 \text{ } \mu\text{S}/\mu\text{m}$ at a $V_{ds} = 2.5 \text{ V}$ and an I_{ON}/I_{OFF} ratio of 10^8 . Fig. 2(b) shows the $I_{ds}-V_{ds}$ characteristics for the same device with a maximum current density of $120 \text{ } \mu\text{A}/\mu\text{m}$. There is good current saturation beyond a V_{ds} of 3 V , resulting in a drain conductance, g_{ds} , within $5 \text{ } \mu\text{S}/\mu\text{m}$ in the current saturation region ($3 \text{ to } 3.5 \text{ V}$ of V_{ds}).




Figure 3 (a) Short circuit current gain, $|h_{21}|$, versus frequency shows an extrinsic f_T of 3.3 GHz and an intrinsic f_T of 20 GHz at V_{ds} of 3.5 V with a 150 nm gate length. (b) Maximum available power gain, $\text{MAG}/\text{MSG}^{1/2}$, versus frequency shows an extrinsic f_{max} of 9.8 GHz and an intrinsic f_{max} of 11.4 GHz .

B. MoS₂ FET RF characterization

The RF performance of CVD MoS₂ FETs were characterized from $0.1\text{--}15 \text{ GHz}$ using a Keysight two-port vector network analyzer (PNA-E8361C). We employed the standard de-embedding method using OPEN and SHORT measurements on the same device to subtract the parasitic capacitances and resistances in the GSG layout. RF performance is determined by cutoff frequency (f_T), which is defined as the frequency at which current gain (h_{21}) becomes unity, while the maximum oscillating frequency f_{max} is defined as the frequency at which maximum available gain of the transistor drops to unity. Fig. 3(a) shows the short circuit current gain $|h_{21}|$ vs. frequency. Operating at $V_{ds} = 3.5 \text{ V}$ with $L_g = 150 \text{ nm}$, we achieve an extrinsic f_T of 3.3 GHz and, after de-embedding, an intrinsic f_T of 20

GHz. Saturation velocity can be extracted from the f_T measurement in the high-field limit. The extracted V_{sat} for our device is $1.88 \times 10^6 \text{ cm/s}$, the highest extracted v_{sat} for room temperature MoS₂ RF FETs, either exfoliated or CVD (Table I). Fig. 3(b) shows the maximum available power gain vs. frequency. Operating at the same DC bias, we measure an extrinsic f_{max} of 9.8 GHz and an intrinsic f_{max} of 11.4 GHz . We attribute the high f_{max} to good current saturation, leading to a small g_{ds} and a large output resistance, r_o . The different de-embedding result for f_T and f_{max} might be mostly due to different dominating factors. The dominating factors for the cut-off frequency are contact resistance and parasitic capacitance between gate and source/drain, and the dominating factor for the power gain is gate resistance. Note that the standard de-embedding process utilized in this work is to exclude effects of parasitic capacitance and inductance of the pad interconnect. The trend that f_T improves more than f_{max} has been reported in previous 2D material based RF transistor works [4].

III. CVD MoS₂ RF SWITCH




Figure 4. (a) Schematic illustration of vertical MIM structure of a MoS₂ switch. (b) Top-view optical image of a fabricated MoS₂ switch with Au electrodes.

Fig. 4(a) shows the schematic and image of a monolayer CVD MoS₂ atomic sheet switch. The device was fabricated on intrinsic Si/SiO₂ using EBL and e-beam metal evaporation. The switch stack consists 60 nm top and bottom gold (Au) electrodes, with 2 nm chromium (Cr) adhesion layers connecting the electrodes to the MoS₂ layer. Large area CVD and metal-organic CVD MoS₂ atomic sheets are transferred on to the bottom electrode patterned substrate using polydimethylsiloxane-assisted pick-and-place transfer. The required DC bias for non-volatile resistive switching effect is applied through the same electrodes as the RF signals.

A. MoS₂ switch DC characterization

DC electrical measurements were performed on a MoS₂ RF switch with a DC voltage sweep. At a positive bias, the device was programmed to a low-resistance state (LRS) and a negative bias turns the device to a high-resistance state (HRS). Both the HRS and LRS (OFF/ON) were non-volatile. To protect the device from being damaged, we used a compliance current for a transition (SET) from HRS to LRS. Fig. 5(a) shows typical non-volatile resistive switching DC curves of a monolayer

TABLE I

COMPARISON OF MOS₂ RF TRANSISTOR PERFORMANCE

Feature/Device	[7]	[8]	[4]	[9]	This work
Configuration (active/substrate/structure)	Exf 3L/Si/top gate	Exf 2-7nm/Si/transferred gate	CVD 1L/Flex/top gate	CVD 1L/Si/top gate	CVD 1L/Si/embedded gate
f_T ext/int (GHz)	6/25	-/42	2.7/5.6	2.8/6.7	3.3/20
f_{max} ext/int (GHz)	-/16	-/50	2.1/3.3	3.6/5.3	9.8/11.4
A_v ext/int (GHz)	-/45	-/-	-/-	3/11	4.6/19.5
L_g (nm)	70	68	500	300	150
V_d (V)	2.5	5	2	3.5	3.5
V_{sat} ($\times 10^6 \text{ cm/s}$)	1.1	1.79	1.76	1.26	1.88

MoS₂ device. This MoS₂ switch is non-volatile and consumes zero static power. Fig. 5(b) shows stable data retention over 4 hours under ambient conditions. The HRS and LRS retention current was measured at a small bias of 100 mV and showed 10³ ON/OFF ratios.




Figure 5. (a) Typical switching performance of the bipolar resistance switching behavior in a monolayer MoS₂ RF switch with a lateral area of $0.5 \times 1 \mu\text{m}^2$. (b) Retention time measurement of ON and OFF states at room temperature.

B. MoS₂ switch RF characterization

RF performance of our MoS₂ RF switch was measured up to 50 GHz using a Keysight two-port vector network analyzer (PNA-E8361C). Scattering parameters (S-parameters) were measured using -20 dBm input RF power. Fig. 6(a) shows our CVD MoS₂ atomic sheet RF switch with an acceptable insertion loss of ~0.5 dB and isolation of ~15 dB up to 50 GHz. We characterized the small-signal performance of the RF switch using a simple lumped-element equivalent circuit model. The switch cutoff frequencies ($f_c = 1/2\pi R_{\text{ON}}C_{\text{OFF}}$) were calculated using ON-state resistance and OFF-state capacitance from the equivalent circuit model. The measured and simulated RF responses are in good agreement. The extracted ON-state resistance is ~5 Ω, the OFF-state capacitance is ~6.23 fF, and the cutoff frequency is ~5.1 THz. These parameters demonstrate comparable performance to that of solid-state, MEMS, and PC material based switches [10–12], with the added advantage of smaller size and frequency scalability by reducing area to achieve even higher frequencies without compromising insertion loss.




Figure 6. Measured RF response of a monolayer MoS₂ RF switch. (a) Representative insertion loss and isolation of RF switches based on $0.5 \times 1 \mu\text{m}^2$ monolayer MoS₂.

IV. CONCLUSION

In conclusion, we have successfully demonstrated CVD MoS₂ based RF FETs and RF switches. Our embedded gate MoS₂ RF transistors have shown relatively high f_T and f_{max} . We also demonstrate a RF switch using MoS₂ atomic sheets. These results suggest promising applications towards the design of future low power RF nanoelectronics systems using two-dimensional materials.

ACKNOWLEDGMENT

This work is supported in part by the NSF NASCENT Engineering Research Center, the Presidential Early Career Award for Scientists and Engineers (PECASE), and Northrop Grumman Corporation.

REFERENCES

- [1] K. F. Mak, C. Lee, J. Hone, J. Shan, and T. F. Heinz, "Atomically thin MoS₂: A new direct-gap semiconductor," *Phys. Rev. Lett.*, vol. 105, no. 13, pp. 2–5, 2010.
- [2] B. Radisavljevic, A. Radenovic, J. Brivio, V. Giacometti, and A. Kis, "Single-layer MoS₂ transistors," *Nat. Nanotechnol.*, vol. 6, no. 3, pp. 147–150, 2011.
- [3] W. Choi, N. Choudhary, G. H. Han, J. Park, D. Akinwande, and Y. H. Lee, "Recent development of two-dimensional transition metal dichalcogenides and their applications," *Mater. Today*, vol. 20, no. 3, pp. 116–130, 2017.
- [4] H. Y. Chang et al., "Large-Area Monolayer MoS₂ for Flexible Low-Power RF Nanoelectronics in the GHz Regime," *Adv. Mater.*, vol. 28, no. 9, pp. 1818–1823, 2016.
- [5] M. N. Yogeesh et al., "State-of-the-Art Large Area CVD MoS₂ based RF Electronics," *Emerg. Electron. (ICEE)*, 2016 3rd Int. Conf., vol. 3, pp. 10–12.
- [6] A. Sanne, S. Park, R. Ghosh, L. Mathew, and R. Rao, "Record f_T , f_{max} , and GHz Amplification in 2D Monolayer CVD MoS₂ Embedded Gate FETs," pp. 17–20, 2017.
- [7] D. Krasnozhan, S. Dutta, C. Nyffeler, Y. Leblebici, and A. Kis, "High-frequency, scaled MoS₂ transistors," *Tech. Dig. - Int. Electron Devices Meet. IEDM*, vol. 2016–February, p. 27.4.1–27.4.4, 2015.
- [8] R. Cheng et al., "Few-layer molybdenum disulfide transistors and circuits for high-speed flexible electronics," *Nat. Commun.*, vol. 5, pp. 1–9, 2014.
- [9] A. Sanne et al., "Radio Frequency Transistors and Circuits Based on CVD MoS₂," *Nano Lett.*, vol. 15, no. 8, pp. 1–13, 2015.
- [10] R. Wolf, A. Joseph, A. Botula, and J. Slinkman, "A Thin-film SOI 180nm CMOS RF switch," *2009 9th Top. Meet. Silicon Monolith. Integr. Circuits RF Syst. SiRF'09 - Dig. Pap.*, pp. 144–147, 2009.
- [11] C. D. Patel and G. M. Rebeiz, "A high power (>5 W) temperature stable RF MEMS metal-contact switch with orthogonal anchors and force-enhancing stoppers," *IEEE MTT-S Int. Microw. Symp. Dig.*, pp. 1–4, 2011.
- [12] N. El-hinnawy et al., "12.5 THz Fco GeTe Inline Phase-Charge Switch Technology for Reconfigurable RF and Switching Applications," *Compd. Semicond. Integr. Circuit Symp. (CSICS)*, 2014 IEEE, pp. 14–16, 2014.