

Università Politecnica delle Marche

MULTIPHYSICS SYSTEMS FOR RADIO FREQUENCY ELECTRONICS

Simulations of Monolayer and Multilayer MoS₂ FET

Matteo Orlandini Jacopo Pagliuca

supervised by
Prof. Davide Mencarelli, Prof. Luca Pierantoni
and Nicola Pelagalli

June 20, 2020

Contents

1	Introduction	1
2	\mathbf{MoS}_2 transistor	2
3	\mathbf{MoS}_2 transistor with \mathbf{HfO}_2	7
4	MoS ₂ transistor with Hf _{0.2} Zr _{0.7} O ₂	13

1 Introduction

Two dimensional materials are object of researches due to their ease to fabricate complex structures with them and the high performance that they show. We use MoS_2 2-D layers over graphene because of the intrinsic bandgap of 1.8 eV. In the graphene this bandgap is absent and it can be engineered with complex methods. A single layer of MoS₂ can be substituted to a transistor channel. In the following report different kinds of models of transistors based on the monolayer material have been studied. They are based on a silicon substrate under a SiO₂ layer that isolate the bottom gate from the 2-D material that acts like a channel. The latter is connected to two metal contacts that have the roles of source and gate. The first model is a simple transistor with a single silicon bottom gate based on the one in [2], studied with one and four monolayers. Another one has also a top gate made of Cr/Au isolated by a layer of hafnium dioxide like in [3]. We use a hafnium dioxide gate dielectric to demonstrate a room-temperature single-layer MoS₂ mobility of at least 200 $cm^2V^{-1}s^{-1}$, similar to that of graphene nanoribbons. The last model contains a ferroelectric material under the MoS₂ with a permittivity that changes with the voltage as an addition variable. We have implemented all the models in COMSOL Multiphysics using the parameters shown in the table 1 and 2. The results obtained are then compared with the experimental ones found in [2] and [3]. The physics used is the semiconductor one given by COMSOL Multiphysics. Our models seems to simulate quite correctly the technology, in facts the plots obtained are very similar with the ones found in literature. We can therefore say that they can be used for further experiments and expect that the results will be similar to the real ones.

2 MoS₂ transistor

In [2] is investigated the band-offsets at monolayer and multilayer MoS₂ junctions by scanning photocurrent microscopy. The thickness dependent band structure of MoS₂ implies that discontinuities in energy bands exist at the interface of monolayer (1L) and multilayer (ML) thin films. The characteristics of such heterojunctions are analyzed using finite element simulations of charge carrier transport. We used that simulations to compare their results to our COMSOL model.

Transition metal dichalcogenides (TMDCs) such as MoS₂ consist of discrete two-dimensional (2D) layers bound together by van der Waals forces, with important consequences for both physical and electronic structure of these ultrathin semiconducting crystals. MoS₂ flakes exhibit distinctive thickness dependent variations in physical properties and the band structure varies with multilayer thickness.

 MoS_2 flakes were exfoliated from commercially available crystals of molybdenite onto n^+ Si substrates coated with 300 nm of SiO₂. The devices were formed by electron beam lithography and lift-off of Au ohmic contacts with 75 nm thickness. Fig. 1 shows the device geometry.




Figure 1: Monolayer model [4]

The first step through implementing the model in COMSOL Multiphysics was defining the geometry: setting all the sizes and the distances between the materials. Later we specified which materials to associate with the different spatial regions and, for each one of them, we assigned all the physical variables necessary for the equations. We used a table of parameters for the materials defined in [2].

The next step was defining the physics. We used the semiconductor physic that implement the Poisson equation $\nabla \cdot (-\varepsilon_0 \varepsilon_r \nabla V) = \rho$. This physic allows us to specify the MoS₂ characteristics and to define the contacts of source, drain and gates. We defined the charge conservation and its equation $\vec{D} = \varepsilon_0 \varepsilon_r \vec{E}$ in the whole model except for the 2D material. The MoS₂ is treated like a semiconductor material model so we needed to specify the relative permittivity, the band gand, the electron affinity, the effective density of states in valence and conduction band and the electron and hole mobility in the material properties. Using analytic doping model we could set the donor concentration in the MoS₂ layer. The donor concentration is a parameter and it's varied in our studies according to the plot shown in [2]. We used a trap assisted recombination to set the electron and hole lifetime according to Tab. 1.

The mesh generated automatically was acceptable and precise enough. At last we created the studies that generated the plots in this report, trying to imitate the simulated ones found in [2].




Figure 2: COMSOL monolayer model

The parameters used in COMSOL are shown in Tab. 1.

Parameter	Value
Thickness of MoS ₂	$0.7 \mathrm{nm/layer}$
Band gap 1L MoS_2	2.76 eV
Band gap $4L \text{ MoS}_2$	1.6 eV
Electron affinity 1L Mo ₂	4.7 eV
Electron affinity $4L \text{ MoS}_2$	4 eV
Relative permittivity 1L	4.2
Relative permittivity 4L	11
Mobility 1L	$6 cm^2V^{-1}s^{-1}$
Mobility 4L	$25 \ cm^2 V^{-1} s^{-1}$
Drain contact type	Ideal ohmic
Source contact type	Ideal ohmic
SRH lifetimes 1L	1.5 ns
SRH lifetimes 4L	0.3 ns
Workfunction of gate	$4.05~\mathrm{V}$
SiO ₂ Relative Permittivity	3.9
Electron effective mass	$0.5 m_0$
Hole effective mass	$0.5 m_0$
Thickness gold contact	75 nm
Length MoS_2	$3.5~\mu m$
Silicon thickness	$2 \mu m$
SiO_2 thickness	300 nm
Width	$6.8~\mu m$

Table 1: Parameters

The figures shown below are the simulated and experimental (see legend) output characteristics when $V_G = 0.1V$ (5) and transfer characteristics when $V_D = 0.01V$ (6) for a 4L thick FET. Simulated and experimental output characteristics when $V_G = 10V$ (3) and transfer characteristics when $V_D = 0.05$ (4) for a 1L thick FET. Experimental data are reproduced from [4]. Ideal transistor transfer curves show zero current below the threshold voltage and a linear gate bias dependence above the threshold voltage. Deviations of experimental transfer curves from ideal simulations have been attributed to scattering from unscreened charged impurities and a carrier density dependent mobility. Mobility limited by Coulomb scattering leads to approximately parabolic instead of linear experimental transfer curves above the threshold voltage and reduces current magnitudes. An additional series contact resistance may further limit the current magnitudes in the experimental devices.




Figure 3: Monolayer $I_d(V_d)$




Figure 4: Monolayer $I_d(V_g)$




Figure 5: 4 layer $I_d(V_d)$




Figure 6: 4 layer $I_d(V_g)$

3 MoS₂ transistor with HfO₂

A FET with a 30 nm HfO₂ top gate insulator is studied in [3]. Using recent theoretical studies of mobility improvement by dielectric screening and its successful application to graphene, an atomic layer deposition (ALD) of 30 nm HfO₂ is used as a high-k gate dielectric for the local top gate and mobility booster to realize the full potential of the single-layer MoS₂. HfO₂ is used because of its high dielectric constant of 25, bandgap of 5.7 eV and the fact that it is commonly used as a gate dielectric both by the research community and major microprocessor manufacturers. A schematic depiction of the device is shown in Fig. 7. The width of the top gate of this device is 4 μm and the top gate length, source–gate and gate–drain spacing were 500 nm.




Figure 7: Three-dimensional schematic view of the transistor. [3]

We created the COMSOL model as described in the previous chapter. We changed some parameters as shown in Tab. 2 and we add the HfO_2 thin gate oxide and and the top gate contact. We also used the charge conservation model in the top gate contact.

In order to find the electron affinity of MoS_2 we did a parametric study. Simulating the $I_d(V_d)$ and $I_d(V_{bg})$ curves, we varied the electron affinity parameter. We saw that an electron affinity of 5 eV the plots are very similar to the curves in [3].




Figure 8: Cross sectional view of the structure of a monolayer MoS₂ FET together with electrical connections used to characterize the device. A single layer of MoS₂ (thickness, 6.5 Å) is deposited on a degenerately doped silicon substrate with 270 nm thick SiO₂. The substrate acts a back gate. One of the gold electrodes acts as drain and the other source electrode is grounded. The monolayer is separated from the top gate by 30 nm of ALD-grown HfO₂. The top gate width is 4 μm and the top gate length, source–gate and gate–drain spacing are each 500 nm. [3]




Figure 9: COMSOL HfO₂ model

The parameters used in COMSOL are shown in Tab. 2.

Parameter	Value
Thickness of MoS_2	0.65 nm
Band gap MoS_2	1.8 eV
Electron affinity MoS_2	$5~{ m V}~{ m eV}$
Relative permittivity MoS_2	4.2 eV
Relative permittivity HfO_2	25
Mobility	$217 \ cm^2V^{-1}s^{-1}$
SRH lifetimes	1.5 ns
Metal workfunction of top gate	4.5 V
Workfunction of bottom gate	$4.05~\mathrm{V}$
Metal work function source	5.1 V
Metal work function drain	5.1 V
SiO ₂ Relative Permittivity	3.9
Electron effective mass	$0.5~\mathrm{m_0}$
Hole effective mass	$0.5~\mathrm{m_0}$
Gold contact length	500 nm
Source-gate spacing	500 nm
Gate-drain spacing	500 nm
Thickness gold contact	50 nm
SiO_2 thickness	270 nm
HfO_2 thickness	30 nm
Width	4μ

Table 2: Parameters

The source current versus source bias characteristics (Fig. 10) is linear in the $\pm 50mV$ range of voltages. The gating characteristics of the transistor is shown in Fig. 11 and this is typical of FET devices with an n-type channel.

From the data presented in Fig. 11 we can extract the low-field field-effect mobility of $\sim 217~cm^2V^{-1}s^{-1}$ using the expression $\mu = [dI_{ds}/dV_{bg}] \cdot [L/(WC_iV_{ds})]$, where $L = 1.5~\mu m$ is the channel length, $W = 4\mu m$ is the channel width and $C_i = 1.3 \cdot 10^{-4}~Fm^{-2}$ is the capacitance between the channel and the back gate per unit area $(C_i = \varepsilon_0 \varepsilon_r/d, \varepsilon_r = 3.9, d = 270~nm)$.

The improvement in mobility with the deposition of a high-k dielectric could be due to suppression of Coulomb scattering due to the high-k dielectric environment and modification of phonon dispersion in MoS₂ monolayers.




Figure 10: $I_d(V_d)$ curve acquired for V_{bg} values of 0, 1 and 5 V.




Figure 11: Transfer characteristic $I_d(V_{bg})$ for the FET with 10mV applied bias voltage V_{ds} . Backgate voltage V_{bg} is applied to the substrate and the top gate is disconnected.

One of the crucial requirements for building integrated circuits based on

single layers of MoS_2 is the ability to control charge density in a local manner, independently of a global back gate. We can do this by applying a voltage V_{tg} to the top gate, separated from the monolayer MoS_2 by 30 nm of HfO_2 (Fig. 8), while keeping the substrate grounded.

The corresponding transfer characteristic is shown in Fig. 12. For a bias of 10 mV we observe an on-current of 150 nA (37 $nA\mu m^{-1}$), current on/off ratio $I_{on}/I_{off} > 1 \cdot 10^6$ for the ± 4 V range of V_{tg} , an off-state current that is smaller than 100 fA (25 fA μm^{-1}) and gate leakage lower than 2 pA μm^{-1} . The observed current variation for different values of V_{tg} indicates that the field-effect behaviour of our transistor is dominated by the MoS₂ channel and not the contacts.

At the bias voltage $V_{ds} = 500mV$, the maximal measured on-current in [3] is $10 \ \mu\text{A}$ (2.5 mA μm^{-1}), with $I_{on}/I_{off} > 1 \cdot 10^8$ for the ± 4 V range of V_{tg} . In our simulation for $V_{ds} = 500mV$ the on-current is 3 μ A but for $V_{ds} = 100mV$ and $V_{ds} = 10mV$ the on-current is the same as reported in the paper.





Figure 12: I_{ds} - V_{tg} curve recorded for a bias voltage ranging from 10 mV to 500 mV. Measurements are performed with the back gate grounded. The device can be completely turned off by changing the top gate bias from -2 to -4 V. In [3] for $V_{ds} = 10mV$ mV, the I_{on}/I_{off} ratio is 10^6 . For $V_{ds} = 500mV$, the I_{on}/I_{off} ratio is 10^8 . We obtain a major value of I_{on}/I_{off} ratio but we can still turn off the transistor with top gate bias from -2 to -4 V.






Figure 13: I_{ds} - V_{tg} for $V_{bg} = 0V$.

The large degree of current control in our device is also clearly illustrated in Fig. 14, where we plot the drain–source current versus drain–source bias for $V_{bg} = 0V$.




Figure 14: $I_d(V_{ds})$ curves recorded for different values of V_{tg} .

4 MoS₂ transistor with $Hf_{0.3}Zr_{0.7}O_2$

We tried to simulate a transitor with a thin layer of ferroelectric material. We used a layer of $Hf_{0.3}Zr_{0.7}O_2$ with 6 nm of thickness. We started from the previous COMSOL model, we changed the HfO_2 thickness from 30 nm to 20 nm.




Figure 15: $Hf_{0.3}Zr_{0.7}O_2$ permittivity [1]

We used the COMSOL interpolation model to implement the relation between the relative permittivity and the applied voltage described in [1] and shown in 15. We used 10 points from the curve, a linear interpolation and a nearest function extrapolation. The result is shown in Fig. 16.




Figure 16: COMSOL $\mathrm{Hf_{0.3}Zr_{0.7}O_{2}}$ permittivity

We simulated the curves in COMSOL to see the FET behaviour. The Fig. 17 shows the I_d - V_{ds} curve and is obtained with the top gate disconnected and for $V_{bg} = 0V$ and $V_{bg} = 5V$. We can see a resistive behaviour until ~ 1 V for $V_{bg} = 0V$ and until ~ 3 V for $V_{bg} = 5V$.




Figure 17: $I_d(V_{ds})$ varying V_{bg}

The Fig. 18 shows the I_d - V_{ds} curve with $V_{bg} = 0$ for $V_{tg} = -2V$, 0V and 5V. In this case the maximum drain current is about 25μ A obtained for $V_{tg} = 5V$. In the resistive region the slope is greater that the previous study but the maximum current is lower.




Figure 18: $I_d(V_{ds})$ varying V_{tg}

In Fig. 19 is shown the I_d - V_{tg} curve with $V_{bg}=0V$ and $V_{ds}=10mV$.




Figure 19: $I_d(V_{tg})$

References

- [1] Mircea Dragoman, Martino Aldrigo, Mircea Modreanu, and Daniela Dragoman. "Extraordinary tunability of high-frequency devices using Hf0.3Zr0.7O2 ferroelectric at very low applied voltages". In: Applied Physics Letters 110.10 (2017), p. 103104. DOI: 10.1063/1.4978032. URL: https://doi.org/10.1063/1.4978032.
- [2] Sarah L. Howell, Deep Jariwala, Chung-Chiang Wu, Kan-Sheng Chen, Vinod K. Sangwan, Junmo Kang, Tobin J. Marks, Mark C. Hersam, and Lincoln J. Lauhon. "Investigation of Band-Offsets at Monolayer-Multilayer MoS2 Junctions by Scanning Photocurrent Microscopy". In: *Nano Letters* 15.4 (Apr. 2015). PMID: 25807012, pp. 2278–2284. DOI: 10.1021/n1504311p. URL: https://doi.org/10.1021/n1504311p.
- [3] Branimir Radisavljevic, Aleksandra Radenovic, Jacopo Brivio, V. Giacometti, and Andras Kis. "Single-layer MoS2 transistors". In: *Nature Nanotechnology* 6.3 (Mar. 2011), pp. 147–150. ISSN: 1748-3395. DOI: 10.1038/nnano.2010.279. URL: https://doi.org/10.1038/nnano.2010.279.
- [4] Chung-Chiang Wu, Deep Jariwala, Vinod K. Sangwan, Tobin J. Marks, Mark C. Hersam, and Lincoln J. Lauhon. "Elucidating the Photoresponse of Ultrathin MoS2 Field-Effect Transistors by Scanning Photocurrent Microscopy". In: *The Journal of Physical Chemistry Letters* 4.15 (2013), pp. 2508–2513. DOI: 10.1021/jz401199x. URL: https://doi.org/10.1021/jz401199x.