

FDC6333C

30V N & P-Channel PowerTrench® MOSFETs

General Description

These N & P-Channel MOSFETs are produced using Fairchild Semiconductor's advanced PowerTrench process that has been especially tailored to minimize on-state resistance and yet maintain superior switching performance.

These devices have been designed to offer exceptional power dissipation in a very small footprint for applications where the bigger more expensive SO-8 and TSSOP-8 packages are impractical.

Applications


- DC/DC converter
- Load switch
- · LCD display inverter

Features


• Q1 2.5 A, 30V. $R_{DS(ON)} = 95 \text{ m}\Omega @ V_{GS} = 10 \text{ V}$ $R_{DS(ON)} = 150 \text{ m}\Omega @ V_{GS} = 4.5 \text{ V}$

• **Q2** -2.0 A, 30V. $R_{DS(ON)} = 150 \text{ m}\Omega \text{ @ V}_{GS} = -10 \text{ V}$ $R_{DS(ON)} = 220 \text{ m}\Omega \text{ @ V}_{GS} = -4.5 \text{ V}$

- Low gate charge
- High performance trench technology for extremely low R_{DS(ON)}.
- SuperSOT –6 package: small footprint (72% smaller than SO-8); low profile (1mm thick).



SuperSOT™-6



Absolute Maximum Ratings T_A=25°C unless otherwise noted

Symbol	Parameter	Q1	Q1 Q2		
V _{DSS}	Drain-Source Voltage		30	-30	V
V _{GSS}	Gate-Source Voltage		±16	±25	V
I _D	Drain Current - Continuous	(Note 1a)	2.5	-2.0	Α
	- Pulsed		8	-8	
P _D	Power Dissipation for Single Operation	(Note 1a)	0.	96	
		(Note 1b)	0	.9	W
		(Note 1c)	0	.7	
T _J , T _{STG}	Operating and Storage Junction Temperat	–55 to	°C		

Thermal Characteristics

$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	(Note 1a)	130	°C/W
R _{eJC}	Thermal Resistance, Junction-to-Case	(Note 1)	60	°C/W

Package Marking and Ordering Information

Device Marking		Device	Reel Size	Tape width	Quantity	
	.333	FDC6333C	7"	8mm	3000 units	

Symbol	I Parameter		Test Conditions		Min	Тур	Max	Units	
Off Char	acteristics		•			1			
BV _{DSS}	Drain-Source Breakdown Volta	age	$V_{GS} = 0 \text{ V}, \qquad I_D = 250 \mu\text{A} $		30 -30			V	
<u>ΔBV_{DSS}</u> ΔT _J	Breakdown Voltage Temperature Coefficient		$I_D = 250 \mu A, Ref. to 25^{\circ}C$ $I_D = -250 \mu A, Ref. to 25^{\circ}C$	Q1 Q2		27 –22		mV/°C	
I _{DSS}	Zero Gate Voltage Drain Curre	nt	$V_{DS} = 24 \text{ V}, V_{GS} = 0 \text{ V}$ $V_{DS} = -24 \text{ V}, V_{GS} = 0 \text{ V}$	Q1 Q2			1 –1	μΑ	
I _{GSSF}	Gate-Body Leakage, Forward		$V_{GS} = 16 \text{ V}, V_{DS} = 0 \text{ V} $ $V_{GS} = 25 \text{ V}, V_{DS} = 0 \text{ V}$	Q1 Q2			100 100	nA	
I _{GSSR}	Gate-Body Leakage, Reverse		$V_{GS} = -16 \text{ V}, V_{DS} = 0 \text{ V}$ $V_{GS} = -25 \text{ V}, V_{DS} = 0 \text{ V}$	Q1 Q2			-100 -100	nA	
On Char	acteristics (Note 2)								
V _{GS(th)} Gate Threshold Voltage		Q1	$V_{DS} = V_{GS}, I_{D} = 250 \mu\text{A}$		1	1.8	3	V	
		Q2	$V_{DS} = V_{GS}, I_D = -250 \mu\text{A}$		-1	-1.8	-3		
$\Delta V_{GS(th)}$	Gate Threshold Voltage	Q1	I _D = 250 μA,Ref. To 25°C			4		mV/°C	
ΔT_J	Temperature Coefficient	Q2	$I_D = -250 \mu\text{A}, \text{Ref. to } 25^{\circ}\text{C}$			-4			
R _{DS(on)}	Static Drain–Source	Q1	$V_{GS} = 10 \text{ V}, I_D = 2.5 \text{ A}$				95	mΩ	
. ,	On–Resistance		$V_{GS} = 4.5 \text{ V}, I_{D} = 2.0 \text{ A}$	·500		90	150		
			$V_{GS} = 10 \text{ V}, I_D = 2.5 \text{ A}, T_J = 12$	25°C		106	148		
		Q2	$V_{GS} = -10 \text{ V}, I_D = -2.0 \text{ A}$ $V_{GS} = -4.5 \text{ V}, I_D = -1.7 \text{ A}$			95 142	130 220		
			$V_{GS} = 10 \text{ V}, I_{D} = -2.0 \text{ A}, T_{J} = 12$	25°C		142	216		
I _{D(on)}	On-State Drain Current	Q1	V _{GS} = 10 V, V _{DS} = 5 V	8			Α		
		Q2	$V_{GS} = -10 \text{ V}, V_{DS} = -5 \text{ V}$		-8				
g FS	Forward Transconductance	Q1	$V_{DS} = 5 \text{ V}$ $I_D = 2.5 \text{ A}$			7		S	
		Q2	$V_{DS} = -5 \text{ V}$ $I_{D} = -2.0 \text{A}$			3			
Dvnamio	Characteristics						ı	ı	
C _{iss}	Input Capacitance	Q1	V _{DS} =15 V, V _{GS} = 0 V, f=1.0V	1Hz		282		pF	
- 155		Q2	V _{DS} =-15 V, V _{GS} = 0 V, f=1.0			185		F	
C _{oss}	Output Capacitance	Q1	V _{DS} =15 V, V _{GS} = 0 V, f=1.0N			49		pF	
0055	output oupusitano	Q2	V _{DS} =-15 V, V _{GS} = 0 V, f=1.0			56		۳.	
C _{rss}	Reverse Transfer Capacitance		V _{DS} =15 V, V _{GS} = 0 V, f=1.0M			20		pF	
Orss	Treverse Transfer Supusitance	Q2	V_{DS} =-15 V, V $_{GS}$ = 0 V, f=1.0			26		Pi	
Switchin	ug Characteristics (Note 2)	, QZ	100 10 1, 1 00 0 1, 1 110						
	Turn-On Delay Time	Q1	F 04			4.5	9	ns	
t _{d(on)}	Turn-On Delay Time	Q2	For Q1 : V _{DS} =15 V, I _{DS} = 1 A			4.5	9	115	
t _r	Turn-On Rise Time	Q1	$V_{GS} = 10 \text{ V}, R_{GEN} = 6 \Omega$			6	12	ns	
1		Q2	For Q2 :			13	23		
t _{d(off)}	Turn-Off Delay Time	Q1	$V_{DS} = -15 \text{ V}, I_{DS} = -1 \text{ A}$			19	34	ns	
-u(UII)		Q2	V_{GS} = -10 V, R_{GEN} = 6 Ω			11	20	1	
t _f	Turn-Off Fall Time	Q1				1.5	3	ns	
		Q2				2	4		
Q_g	Total Gate Charge	Q1	For Q1 :			4.7	6.6	nC	
		Q2	$V_{DS} = 15 \text{ V}, I_{DS} = 2.5 \text{ A}$			4.1	5.7		
Q_{gs}	Gate-Source Charge	Q1	V_{GS} = 10 V, R_{GEN} = 6 Ω			0.9		nC	
		Q2	For Q2 : V _{DS} =–15 V, I _{DS} = –2.0 A			0.8			
Q_{gd}	Gate-Drain Charge	Q1	$V_{GS} = -10 \text{ V}, V_{GS} = -2.0 \text{ V},$			0.6		nC	
		Q2				0.4		l	

Electrical Characteristics

T_A = 25°C unless otherwise noted

Symbol	Parameter		Test Conditions		Min	Тур	Max	Units
Drain-Se	Drain-Source Diode Characteristics and Maximum Ratings							
Is	Maximum Continuous Drain-Source Diode Forward Current Q1					0.8	Α	
	Q2			Q2			-0.8	
V _{SD}	Drain–Source Diode Forward Q1 $V_{GS} = 0 \text{ V}, I_S = 0.8 \text{ A}$ (Not			(Note 2)		0.8	1.2	V
	Voltage		$V_{GS} = 0 \text{ V}, I_{S} = 0.8 \text{ A}$	(Note 2)		0.8	-1.2	

Notes:

R_{8JA} is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of
the drain pins. R_{8JC} is guaranteed by design while R_{8CA} is determined by the user's board design.



a) 130 °C/W when mounted on a 0.125 in² pad of 2 oz. copper.



b) 140°/W when mounted on a .004 in² pad of 2 oz copper



c) 180°/W when mounted on a minimum pad.

Scale 1:1 on letter size paper

2. Pulse Test: Pulse Width < 300µs, Duty Cycle < 2.0%

Typical Characteristics: N-Channel




Figure 1. On-Region Characteristics.




Figure 3. On-Resistance Variation withTemperature.




Figure 5. Transfer Characteristics.




Figure 2. On-Resistance Variation with Drain Current and Gate Voltage.




Figure 4. On-Resistance Variation with Gate-to-Source Voltage.





Figure 6. Body Diode Forward Voltage Variation with Source Current and Temperature.

Typical Characteristics: N-Channel (continued)






Figure 7. Gate Charge Characteristics.




Figure 8. Capacitance Characteristics.





Figure 9. Maximum Safe Operating Area.

Figure 10. Single Pulse Maximum Power Dissipation.

Typical Characteristics: P-Channel




R_{DS(ON)} NORMALIZED DRAIN-SOURCE ON-RESISTANCE 1 5 5 5 0.5 -I_D, DRAIN CURRENT (A)

V_{GS} = -3.5V

Figure 11. On-Region Characteristics.

Figure 12. On-Resistance Variation with Drain Current and Gate Voltage.







Figure 13. On-Resistance Variation withTemperature.

Figure 14. On-Resistance Variation with Gate-to-Source Voltage.







Figure 15. Transfer Characteristics.

Figure 16. Body Diode Forward Voltage Variation with Source Current and Temperature.

Typical Characteristics: P-Channel (continued)








Figure 17. Gate Charge Characteristics.








Figure 19. Maximum Safe Operating Area.

Figure 20. Single Pulse Maximum Power Dissipation.




Figure 21. Transient Thermal Response Curve.

Thermal characterization performed using the conditions described in Note 1c. Transient thermal response will change depending on the circuit board design.

TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

SMART START™ VCX^{TM} FAST ® OPTOLOGIC™ STAR*POWER™ FASTr™ Bottomless™ OPTOPLANAR™ Stealth™ CoolFET™ FRFET™ PACMAN™ SuperSOT™-3 CROSSVOLT™ GlobalOptoisolator™ POP™ SuperSOT™-6 DenseTrench™ GTO™ Power247™ $HiSeC^{TM}$ SuperSOT™-8 $Power Trench^{\, @}$ DOME™ SyncFET™ EcoSPARK™ ISOPLANAR™ QFET™ TinyLogic™ E²CMOSTM LittleFET™ OS^{TM} TruTranslation™

STAR*POWER is used under license

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification Product Status		Definition				
Advance Information Formative or In Design		This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.				
Preliminary First Production		This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.				
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.				
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.				

Rev. H4