The University of Texas at Austin EE460N/EE382N.1 Exam 1 (Fall 2017)

Mattan Erez, Sarbartha Banerjee, Madhuri Gontala, Gayatri Sivaraman

Your signature is your promise that you have **not cheated** and will not cheat on this exam, nor will you help others to cheat on this exam. Cheating means violating the explicit bullets below, or their spirit.

others to	cheat on this exam. Greath	ig illeans	violating the expire	or bullets below	, or their spirit.		
Signatur	e:	Name:	Solution	EID):		
	ease be sure that your answe		• '	11 0			
	contained in the box provide	ded for e	each question; we re	eserve the right	to ignore anythin	ıg	
else							
	DON'T KNOW" is a valid ans			•			
-	sible grade. Be sure to either	•	•	-			
•	large, capital letters. A blank		= •	-			
	dit (only on entire questions,	-	-	oint value on the	exam)		
	ease put your name at the top		• -	200			
	r all questions, unless other	rwise sta	ited, find the most (efficient solutio	n.		
	ciency counts.					_	
	e exam is open book, open	•		•			
•	Do not ask anyone or any	_	r help. You may on	lly search for te	xt in PDFs or oth	ier material	
	that you have downloaded		, ,				
•	As a specific example of the		•			NT . 1	
•	Do not use a calculator, arithmetic and not comple	-		atch, to com	ipute anything.	Not simple	
•	• Do not share any material related to the exam with anyone (or upload it anywhere). The exam						
	will be made public soon.						
 You should have no real need to type anything (or talk to a device), hence, significant typing is 							
	not allowed (minor Ctrl+F	searche	es are OK).				
	m has a total of 3 question e easier for you than others.		pages. It's a good	idea to read th	rough first som	e questions	
For each	naga that doosn't include s	mur nan	ne and FID you may	he deducted 1	nointl		

n

Name:		EID:	
-------	--	------	--

Question 1 ():

Complete the table below, where each row represents a different system. If a cache function is invalid explain why and don't bother filling in the rest. All caches use random replacement. All memory addresses are 16 bits and all memory operations are byte addressable.


WB/WT==writeback or writethrough. The ^ symbol is an XOR operation.

wb/w1witteback of writetinough. The Asymbol is an AOR operation.							
Cache function	Valid?	Block size(B)	# sets	# ways	Cache capacity (B)	WB or WT?	Tag arrays size (bits)
offset=addr[20] idx=addr[63] tag=addr[157]	Yes	8	16	4	512	WT	640
offset=addr[0] idx=addr[71] tag=addr[128]	No. Some address bits not used to determine cache hit/miss	2		2	512	WB	
offset=addr[10] idx=addr[92] tag=addr[1510]	Yes	4	256	1	1,024	WB	2,048
offset=N/A idx=addr[70] tag=addr[158]	Yes	1	256	2	512	WB	5,120
offset=addr[10] idx=addr[32] ^ addr[10] tag=addr[154]	No. A "single" cache block is spread across multiple sets. Can't make this work			1		WB	56
offset=addr[10] idx=addr[62] ^ addr[1511] tag=addr[157]	Yes	4	32	2	256	WT	640


Name: EID:

Question 2 (points total):

Pipeline the circuit below. Optimize throughput (inputs processed per ns) and cost (\$). You may add any number of the blocks in the circuit (A-F), edge-triggered flipflops, edge-triggered interleavers, and edge-triggered de-interleavers (see figure below). No other modifications are permitted. The latency of flipflops, interleavers, and de-interleavers is 0ns. The cost of any item (whether already there or one you add), regardless of which item is \$1. You have a total budget of \$25 and the components already drawn below cost \$6. Draw your answer on top of the diagram below if at all possible.



There is possibly more than a single correct solution. Things to think about: (a) pipeline needs to be well-formed with (i) same number of latches on all paths, and all signals "aligned" w.r.t. unpipelined version (i.e., an interleaver doesn't reduce the delay of a circuit blow); (b) you need to interleave to get the best performance/cost (though no interleaving is not far); (c) multiple inputs should be handled correctly when interleaving; (d) if not treating the interleavers as also latching the inputs, then need a latch for each input signal on each path; (e) interleaving 3 ways is a bit tricky (and exceeds budget if done correctly); and (f) being consistent in assumptions and solution is important even if something in the assumptions is off.



Name:	EID:	

Question 3 (points total):

Consider the LC3b microarchitecture diagram (attached to the exam), where the memory system includes an instruction cache, a data cache, and DRAM. You are asked to evaluate two options for improving the performance of the LC3b microarchitecture on "typical" programs. Both options have the same impact on complexity, cycle-time, cost, ...

4

Option 1: Merge State 35 and State 32, such that together they require just a single cycle.

Option 2: Improve the data cache hit rate from 0.9 to 0.95 on typical programs.

Assume:

- Each state requires one cycle to complete
- There is a perfect instruction cache (i.e., State 33 always completes in a single cycle and an instruction fetch never accesses DRAM)
- There is a data cache that on typical programs has a 90% hit rate and a 1-cycle latency
- There is no second-level cache
- DRAM requires 100 cycles if the memory address accessed is not in the cache
- In a typical program there are 10 instructions for every control-flow instruction (a control-flow instruction is one that changes the PC explicitly)
- The different control flow are executed about the same number of times in a typical program (i.e., BR, JSR, JMP, and RET instructions are spread evenly throughout execution)
- The TRAP instruction is never called

What parameter is not specified? Explain why this particular parameter is crucial:

Fraction of instructions that are memory instructions. Need to know how much time will be saved by increasing hit rate.

Express the tradeoff as a speedup **equation** of Option 2 compared to Option 1 (you can round a little):

```
Speedup = \frac{Time\ option\ 1}{Time\ option\ 2} = \frac{N\cdot 4+N\cdot f\cdot ((0.9\cdot 1+0.1\cdot 100)+1)+N\cdot 0.1\cdot 0.5\cdot 1}{N\cdot 5+N\cdot f\cdot ((0.95\cdot 1+0.05\cdot 100)+1)+N\cdot 0.1\cdot 0.5\cdot 1} > \mathbf{1}
\frac{4.05+11.9\cdot f}{5.05+6.95\cdot f} > 1
11.9\cdot f > 6.95\cdot f+1
f > \frac{1}{5}
```

At what value of the missing parameter will Option 2 be better than Option 1 (you can round a little)?

```
1/5
```

Is the parameter likely to have this value for a typical program? Explain your answer.

Seems reasonable considering we have few registers and will likely access memory fairly frequently.

Name: EID:

