# The University of Texas at Austin EE460N/EE382N.1 Exam 2 (Fall 2015)

Mattan Erez, Alex Hsu, Tommy Huynh, Anoop Naravaram, Kishore Punniyamurthy

Your signature is your promise that others to cheat on this exam. Cheat (with the exception of private search	ing mean	s exchan	ging any inf	formation v	whatso	ever with any other entity
Signature:	Name:				EID:	
Note: Please be sure that your answer are contained in the box provielse.  Note: "I DON'T KNOW" is a valid and possible grade. Be sure to either in, large, capital letters. A blan	ded for e	ach ques automati or cross-o	tion; we res	serve the rig you 15% of t ng else and	ght to i the ma write	ignore anything aximum I DON'T KNOW
(only on entire questions/parts  Note: Please put your name at the to  Note: For all questions, unless othe	that have	e a marke page of t	d point valu	ie on the ex	kam).	
Efficiency counts.  The exam has a total of 3 question questions might be easier for you the state of the sta			It's a good	idea to rea	ad thr	ough first because some
For each page that doesn't include	your nan	e and EL	<u>D you will b</u>	e deducted	d 1 poi	<u>nt!</u>
Question 1 (35 points total)  Consider an LC3b machine which 4KiB and the virtual space is 64Kil region as in VAX.  Consider 2 processes PA and PB, I PA's P0 Base Register = x8000, SBF	B. The 2 n	nost signi processes	ficant bits of have some	of virtual ad	ldress	indicate the memory
The PTE is of the form:	7	6.4	2.0	]		

000

PFN

Name: EID:

PA executes the following code, to store data into the shared memory.

```
.ORIG x3000
LEA R0,ADDR
LDW R1,R0,#0
AND R2,R2,#0
ADD R2,R2,#1
STW R2,R1,#0; store in shared memory location
HALT
ADDR .FILL x2A2C
.END
```

The above code generated 3 physical memory access while performing the STORE to the shared memory location. Ignore other memory access (including instruction access).

### Find each of the following 5 items (4 points each):

Part a. The virtual page number to which the shared location belongs: \_\_\_x2A\_(42)\_\_

Part b. The virtual address of the PTE for the page to which shared location belongs: \_\_x802A\_\_

Part c. Physical address in the system page table used to locate PTE of shared location: \_\_x0100\_\_

Part d. Physical address of the PTE for the page to which shared location belongs: \_\_x022A\_\_

Part e. Physical address of shared location to which the store is performed: \_\_x012C\_\_

Assume PB runs after PA has completed execution. No page fault occurred with either PA or PB. **Part f (15 points):** Complete the incomplete code of PB below, which is executed by PB to read the shared data modified by PA into R2.

```
.ORIG x2000

LEA R0,ADDR

LDW R1,R0,#0

LDW R2,R1,#0

HALT

ADDR .FILL x282C

.END
```

The contents of physical memory is shown below (values are in hex).

	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	Е	F
0×0100	82	6	E	83	D	8F	87	9	34	8D	8C	3	23	1F	4F	2A
0x0120	2D	0	49	62	1	0	30	15	A0	С3	2F	F3	1	0	1	24
0x0140	50	39	53	49	ВС	42	46	В7	C0	D5	19	FD	31	31	3A	10
0×0160	1F	21	83	BE	6	89	4C	6E	20	E1	E5	АВ	8	6B	4A	8F
0×0180	3B	сс	37	78	8A	E0	2	F2	24	99	31	DF	C2	60	F0	50
0x0200	29	5D	D6	DE	88	C2	8A	4D	A5	4C	7	5C	32	7C	18	3
0x0220	А	E	80	8F	1	0	6	8C	85	3	81	83	Α	8D	2	0
0x0240	4D	5A	3F	E7	43	9D	EF	16	6F	7E	87	DE	ΑΘ	9A	39	5E
0x0260	AD	F9	10	В3	4D	51	FA	E	5	FD	1	0	С3	85	C7	90
0x0280	E	5	8A	81	E	9	4C	4	3E	4D	4F	9A	3	21	26	7A
0x0300	5E	8D	79	48	3F	18	3	F2	0	2A	55	E3	7F	61	11	2C
0x0320	4	7	8F	D	8E	0	8C	Α	81	8B	83	Α	F	4	89	6

		2	

Name:	EID:	
-------	------	--

## Question 2 (35 points total)

You are asked to reverse engineer a scoreboard design. The following program takes 16 cycles to execute on the system. There is one register writeback port and the arbitration scheme for writeback is oldest-instruction-writes-back-first. The pipeline is 4 stage (FDEW). There is 1 fetch, 1 decode, and 1 writeback unit. Fetch and execute can happen concurrently. Bypass is available in the writeback stage.

- 1. ADD R0, R1, R2
- 2. ADD R1, R1, R3
- 3. MUL R2, R3, R4
- 4. MUL R4, R3, R3
- 5. MUL R7, R0, R3
- 6. ADD R5, R4, R3
- 7. ADD R6, R0, R1

The following table shows the busy cycles of these units.

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
MULTIPLIER					X	X	X	X	X	X	X	X	X	X		
ADDER			X	X	X	X					X	X	X	X	X	

#### Part a (12 points):

Adder(s): How many (minimum needed)? 1 Are they pipelined? Yes / No

Multiplier(s): How many (minimum needed)? 2 Are they pipelined? Yes / No

How many cycles does the adder take if there is no dependency? 3 cycle(s)

How many cycles does the multiplier take if there is no dependency? 5 cycle(s)

#### Part b (23 points):

Show the execution stages of the program:

execution stages of the program.																
	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
R0=R1+R2	F	D	A1	A2	A3	W										
R1=R1+R3		F	D	A1	A2	A3	W									
R2=R3*R4			F	D	М	М	М	М	М	W						
R4=R3*R3				F	D	М	М	М	М	М	W					
R7=R0*R3					F	D	D	D	D	М	М	M	М	M	W	
R5=R4+R3						F	F	F	F	D	A1	A2	A3	W		
R6=R0+R1										F	D	A1	A2	A3	A3	W

Name:	EID:	

## **Question 3 (total 30 points)**

You are given a code snippet below, which was written for a traditional 5-stage in-order single-functional unit pipeline (FDEMW). Each stage of this pipeline was meant to have a latency of 1 second (yes, second). There is no result forwarding path, and the value produced by one instruction is available for other instructions to read one cycle *after* WB. However, unconditional branches update the PC immediately at the end of the decode stage (full decode latency). You are tasked with making modifications to the architecture, microarchitecture, and codes to accommodate the fact that the register file turned out to be much slower than expected. The resulting slowdown caused the decode and writeback stages to take 3s each with the original design, causing the clock period to be lengthened accordingly.

4

You are specifically interested in optimizing processor execution for the following loop in steadystate:

```
LB R0=R0+R1
BRn LB ; Practically always not taken
R0=R0+R3
R2=R0
BRnzp LB
```

Part a (10 points): If you make no changes to the processor or code, what would be the performance of this code on this processor? State your answer in terms of instructions per second (IPS), note that your answer is probably less than 1 IPS.

```
FDEMW
FDEMW
FDDDEMW
FFFDDDDEMW
FFFFDEMW
FFFStarting point)
11 cycles steady state
Would also accept overlapping register read in decode with writeback, saving 3 cycles.
```

Part b (20 points): In order to improve performance, your friend decides to pipeline the decode and writeback stages such that each has 3 stages. You are allowed to make a single additional change to the architecture and/or microarchitecture and make the appropriate changes to the code. Would you choose to: (1) change *all* branch instructions to have 2 delay slots, *or* (2) add a forwarding path for bypassing the writeback stage and using the outputs of the execution unit for back-to-back instructions. Given your choice, what is the IPS now? Explain your answer (briefly) in the box below!

```
The code has 2 RAW dependencies that are pretty tight (one back-to-back), and one unconditional branch. Two delay slots would reduce 3 cycles of waiting for decode to complete for the unconditional branch down to 1, saving 2 cycles steady state. Forwarding paths save much more.

FDDDEMWWW
FDDDEMWWW
FDDDEMWWW
FDDDEMWWW
FDDDEMWWW
FFFF(starting point)
```