Memory Bank M Bank 1 Bank 2 Bank 3 Memory controller Core 2 Core 3 Core N Core 1