$Convert\ 0xF0\ to\ decimal.$	Convert 18 to binary using 2's complement.	Where do the values that are fed into an operand come from when an instruction is executed using the three address style?
Why are registers faster than memory?	What is the one-address style of instruction? $\footnote{1}{5}$	Describe the load-store style of instruction.
How is code written in ARM Assembly run?	What is the instruction to load a value at a memory address into a register?	What is the instruction to store a value in a register to a memory address?
What is the instruction to sum two numbers?	What is the instruction to branch upon a condition?	What does the program counter do? What register is it?

Memory. The resulting value is also copied to a destination address in memory.	010010	240
The only operations on memory are load and store operations. This means each instruction is very fast and very simple, but there are many instructions.	Where only one memory address may be used in any one instruction. The other operands must be registers.	 Implemented using a flip flop or some other very fast volatile storage (rather than smaller, cheaper SRAM). Situated inside the processor, so there's less distance for the data to travel, which takes less time. Fewer of them so address decoding takes less time Data doesn't need to be transferred over a bus.
STR <register> <memory_address_alias></memory_address_alias></register>	<pre>LDR <register> <memory_address_alias></memory_address_alias></register></pre>	It is first assembled using an assembler into machine code. Then it is loaded into memory and executed sequentially.
It is used to store the memory address of the next instruction to be executed. It's register 15.	B <condition> <branch_name></branch_name></condition>	ADD <destination_register> <operand_register1> <operand_register2></operand_register2></operand_register1></destination_register>

When is the DEFW command executed. What does it do? What's its syntax?	$What\ does\ exttt{DEFB}\ do$?	What's the syntax of DEFS?
What does STRB do? What is it's syntax?	What does LDRB do? What is it's syntax?	When using Little Endian, bytes are read from to
When using Big Endian, bytes are read fromto	How many bits are assigned to a literal in an ARM instruction	What command should be used to load a literal into a register
How do you load an address into a register so you can use it as a pointer?	$What\ does\ {\tt DEFW}\ {\tt }\ do?$	$What\ does\ {\tt DEFB}\ {\tt }\ do?$

<alias> DEFS <number_of_bytes>, <value_of_bytes></value_of_bytes></number_of_bytes></alias>	DEFB stores a single byte in memory. If you give it a string, the whole string will be stored (in multiple bytes).	It is executed before the program runs. It stores a value at a memory address and assigns the address an alias. <alias> DEFW <value_1>, <value_n></value_n></value_1></alias>
15	14	13
When using Little Endian, bytes are read from left to right.	Loads the lowest eight bits of a specific memory address into a register. The other bits in the register are set to zero. LDRB <register> <memory_alias></memory_alias></register>	Stores the lowest eight bits of a register into memory. STRB <register> <memory_alias></memory_alias></register>
18	17	16
LDR <register> =literal> Note, this is a pseudo instruction, that is converted to either MOV <register> #literal> or it will define a constant and load that in from memory.</register></register>	12	When using Big Endian, bytes are read from right to left.
21	20	19
It reserves a byte(s) of memory with the value <value>. If a string is passed as the value, multiple bytes will be reserved, each with the value of a character.</value>	It reserves a word of memory initialised to <number></number>	ADR <register>, <alias> Now the <register> will hold the memory location (and is therefore a pointer to) the alias.</register></alias></register>

What does DEFS <size>, <fill> do?</fill></size>	What does ALIGN do?	What does Entry do?
What does EQU do?	What are the four status flags provided by the ARM architecture?	How can you combine a CMP instruction with another instruction?
What does RSB do? 31	What does MLA do?	
In the following instruction, what method of addressing is used, what will RO contain and what will happen to R1? LDR RO, [R1]	In the following instruction, what method of addressing is used, what will RO contain and what will happen to R1? LDR RO, [R1, #4]	In the following instruction, what method of addressing is used, what will RO contain and what will happen to R1? LDR RO, [R1, #4]!

the program should) start from.	command will start on a word boundary.	to the value <fill>.</fill>
27	26	25
Append S to an instruction. E.g.: SUBS RO, R1, R2 If the result in RO was negative, then the negative flag would be set etc etc.	 Negative Zero Carry Overflow 	<pre>EQU allows us to name a literal. You can then refer to the literal (still with a hash before it) by name in your code</pre>
30	29	28
$\begin{array}{c cccc} Condition \ code & Meaning \ (for \ cmp \ or \ subs) \\ \hline eq & Equal \\ ne & Not \ equal \\ ge & Signed \ greater \ than \ or \ equal \\ le & Signed \ less \ than \ or \ equal \\ lt & Signed \ less \ than \\ gt & Signed \ greater \ than \\ \end{array}$	Multiply and add. MLA RO, R1, R2, R3: R0 = (R0 * R1) + R2	Reverse subtract. RSB R1, R0, #0: R1 = 0 - R0 = -R0
33	32	31
$\it This~is~called~{f pre-indexed~autoindexed~addressing}.$	This is called pre-indexed addressing.	${\it This~is~called~{\bf register-indirect~addressing}}.$
The value loaded into RO will be the 32 bits stored at the memory address that is equal to the value in R1 + 4.	The value loaded into RO will be the 32 bits stored at the memory address that is equal to the value in R1 + 4.	The value loaded into RO will be the 32 bits stored at the memory address that is equal to the value in R1.
R1 will be incremented by 4 before the load operation.	R1 won't be altered at all.	R1 won't be altered at all.

It reserves a block of memory <size> bytes long initialised

34

Sets the PC at the start of the program (i.e. dictates where Leaves blank bytes in memory so that the next DEFINE

In the following instruction, what method of addressing is used, what will RO contain and what will happen to R1? LDR RO, [R1], #4	In the following instruction, what method of addressing is used, what will RO contain and what will happen to R1 and R2? LDR RO, [R1, R2]	In the following instruction, what method of addressing is used, what will RO contain and what will happen to R1 and R2? LDR RO, [R1, R2, LSL, #2]
How do you load a String into a register?	What does the ADRL instruction do?	How do you find the length of a string defined by the alias message?
What are the four ARM bit shifting/rotation instructions? $ \\$	What is the syntax of a shifting or rotation operation in ARM ?	How can LSL be used to load words from a table/array in memory?
What is the command to push something to the stack?	What is the command to pop something off the stack?	What is a different way of accessing the top value of the stack rather than using POP?

$\it This~is~called~{f scaled~register-indexed~addressing}.$	${\it This~is~called~{\bf register\text{-}indexed~addressing}}.$	This is called post-indexed autoindexed addressing.
The value loaded into RO will be the 32 bits stored at the memory address that is equal to the value in R1 + (R2 * 4).	The value loaded into RO will be the 32 bits stored at the memory address that is equal to the value in R1 + R2.	The value loaded into RO will be the 32 bits stored at the memory address that is equal to the value in R1 + 4.
R1 and R2 will stay the same.	R1 and R2 will stay the same.	R1 will be incremented by 4 after the load operation.
39	38	37
ADRL R1, message MOV R2, #0 count LDRB R0, [R1, R2] CMP R0, #0 ADDNE R2, R2, #1 BNE count STR R2, length	It is a psudo instruction that loads a program relative address into the register. It is compiled into two ADD instructions.	msg DEFB "Hello" ALIGN ADRL RO, msg SVC 3
42	41	40
LDR RO, [R1, R2, LSL #2]	INSTRUCTION destination operand (#)shift	$\begin{array}{lll} \textbf{Mnemonic} & \textbf{Meaning} \\ \textbf{LSL} & \textit{Logical shift left} \\ \textbf{LSR} & \textit{Logical shift right} \\ \textbf{ASR} & \textit{Arithmetic shift right} \\ \textbf{ROR} & \textit{Rotate Right} \end{array}$
45	44	43
LDR R1, [SP], #4	POP <register literal=""></register>	PUSH <register literal=""></register>

What is a different way of adding a new element to the stack rather than using the PUSH command?	How do you push or pop multiple elements from the stack without using the PUSH or POP commands?	What does the BL command do?
After a method called using the BL command has finished executing, what command does it use to tell the processor go back to what it was doing?	If a method is using registers as temporary stores, what should it do before and after it executes? What instructions should it use to do this?	How do you pass a parameter to a variable?
How should a method access stacked parameters?	What is a stack frame? 56	How do you convert a Java switch statement into ARM Assembly?
What are the ARM comparison operators for unsigned integers? $ 58 $	How is a boolean represented in ARM assembly?	How do you test if an ARM boolean is true or false?

 Moves the current value of the program counter (PC) into the link register (LR). Branch to the label defined in the instruction by moving the memory address of that instruction into the PC. 	STMFD SP!, RO, R1 LDMFD SP!, RO, R1	STR R1, [SP, #-4]!
51	50	49
Either put it in a register (this is the stupid way), or put it on the stack (this is a good way since you can pass lots of paramaters like this.)	<pre>It should PUSH the value of the registers to the stack and</pre>	MOV PC, LR
1. Create a table with the values triggered by the case statement as the index of the table. 2. Load the address of the table into a register (ADR R1, table) 3. Get the value of the case variable in a register (we'll use R0). 3. Use the LDR command to load the correct method to call (LDR PC, [R1, R0, LSL, #2]) 4. Make sure you've got a default case 5. Make sure you branch to the end of the case statement after each method.	A stack frame is a set of values on the stack that relate to a single method. They may contain saved registers, temporary values used by the method, a pointer to the parent method etc.	Just read the stack using the STR command and add an offset depending on what parameter you want. E.g. LDR RO, [SP, #12]
CMP R1, #0 If it's equal, then it's false.	As an 8-bit set of values that is either 00000000 or 00000001.	HI Higher HS Higher or same LO Lower LS Lower or same

What are the logical operators that ARM has?	What is the syntax of an ARM logical operation such as EOR?	Fill in the truth table:
What are the two methods of interfacing with peripherals?	When the CPU is polling a peripheral, what does the poll actually do?	Define 'memory mapped register'
What does TST do? 67	What is the syntax for the TST instruction?	What happens when an interrupt occurs?
Write some sample code for checking a status register against a pattern.	What is an interrupt vector table?	What does SVC stand for?

Fill in the truth table: $egin{array}{ c c c c c c c c c c c c c c c c c c c$	EOR <reg_1>, <reg_2></reg_2></reg_1>	$egin{array}{lll} Logical \ AND & \ AND \ Logical \ OR & \ ORR \ Logical \ XOR & \ EOR \ Bit \ clear & \ BIC \ Logical \ NOT & \ MVN \ \end{array}$
	63	62
A memory location that appears to be an actual memory location, but is actually situated inside a peripheral (so it mapped to a different address).		- Polling Interrupts
	66	65 64
 Stop the program execution (like a BL) Save important registers by stacking them (including the CSPR) Run the interrupt handler Restore the saved registers from the stack Copy the LR into the PC (and add 4) so the next instruction is exected. Remember you can use STMFD and LDMFD to efficiently manage the stack	TST <register>, <pattern></pattern></register>	It performs a bitwise AND on it's operands and then compares it to zero, setting the comparison flags as it does so.
	69	68
$SuperVisor\ Call.$	A table of pointers to various methods for handeling different peripherals. It's implemented in the same way as a case statement is.	ADR R1, status_reg LDR R0, [R1] TST R0, 0x40 BEQ correct B incorrect

How do we get the parameter from SVC X?	What is direct memory access? 74	List advantages and disadvantages of DMA .
What does the kernel do?	What is a kernel mode? 77	What are the five steps of compilation?
What are the pros and cons of an interpreted language?	Why does Java use zero address and one address instructions?	Code that is written using zero or one address instructions is called a
What would a zero address ADD instruction do?	How would $x = (a + b) * c$ by represented in a stack machine?	What does Dynamic Class Loading do?

Advantages The load on the CPU is lessened.	Disadvantages The load on the memory and the peripheral is the same as before. The motherboard will be more complicated with the extra hardware.	A hardware chip on the motherboard that allowd peripherals to write diretly to memory rather than going through the CPU first.	RO, [LR, #-4] - Clear the top 8 bits (BIC	on into a register with LDR RO, RO, OxFF000000) es to get the parameter (LSR
	75	74		73
1. Lexical of 2. Syntaxion 3. Semantion 4. Code ge 5. Optimis	c analysis ic analysis neration	A kernel mode conveys privaleges to a program. The default (user) mode only allows memory locations within the allocated space to be accessed. Other modes convey different privilages, e.g. the privelaged mode which allows any address to be accessed.	running programs. It als eachother by letting them o	ion of the hardware from the to protects programs from all access memory locations assigned to them.
	78	77		76
Code that is written using zer is called a sto		So that the bytecode is very small in size and can be quickly transferred over the internet. 80	applications can be sand- boxed). Ease of debugging since the state is within the in- terpreter	Disadvantages ·Slow. ·Hard to simulate a real computer on them.
Only loads java classes just minimise memory useage ar progre	nd improve loading times of	PUSH a PUSH b ADD PUSH c MUL POP x	- Add them togethe	values off the stack. er. ento the stack again.

What does the JIT compiler do?	What are the three areas of memory usage in Java programs?	Where do Java objects reside in memory?
Where does the heap pointer point to?	What are the three parts that each item in the heap is composed of?	What is a stale object?
What are the stages of garbage collection?	How do you do array access in ARM?	

87	86	85
An object in the heap that is no longer referenced by any pointer.	A header (containing information about the object such as it's size), storage for instance variables and a table of method parameters that the object contains.	The next free memory location in the heap.
90	89	88
	LDR RO, index LDR R1, basePointer LDR R2, [R1, R0, LSL #2] STR R2, element	 Stop the program execution Walk through the heap and mark objects as live or unreferenced. Delete unreferenced objects in the heap. Compact the heap by moving the live objects together (remembering to update the pointers to the moved objects).

The class area (containing method code and class

variables), stack area (containing the stack, which includes

method parameters, local variables and return pointers)

and heap area (containing the objects used by the program).

The heap.

It compiles classes into machine code in real time as they

are loaded. It uses dynamic compilation to refine it's

compilation so that code that is run multiple times is

optimised more than code that is run only once.