

<p><i>Convert 0xF0 to decimal.</i></p> <p>1</p>	<p><i>Convert 18 to binary using 2's complement.</i></p> <p>2</p>	<p><i>Where do the values that are fed into an operand come from when an instruction is executed using the three address style?</i></p> <p>3</p>
<p><i>Why are registers faster than memory?</i></p> <p>4</p>	<p><i>What is the one-address style of instruction?</i></p> <p>5</p>	<p><i>Describe the load-store style of instruction.</i></p> <p>6</p>
<p><i>How is code written in ARM Assembly run?</i></p> <p>7</p>	<p><i>What is the instruction to load a value at a memory address into a register?</i></p> <p>8</p>	<p><i>What is the instruction to store a value in a register to a memory address?</i></p> <p>9</p>
<p><i>What is the instruction to sum two numbers?</i></p> <p>10</p>	<p><i>What is the instruction to branch upon a condition?</i></p> <p>11</p>	<p><i>What does the program counter do? What register is it?</i></p> <p>12</p>

Memory.

The resulting value is also copied to a destination address in memory.

010010

240

3

2

1

The only operations on memory are load and store operations. This means each instruction is very fast and very simple, but there are many instructions.

Where only one memory address may be used in any one instruction. The other operands must be registers.

- Implemented using a flip flop or some other very fast volatile storage (rather than smaller, cheaper SRAM).
- Situated inside the processor, so there's less distance for the data to travel, which takes less time.
- Fewer of them so address decoding takes less time
- Data doesn't need to be transferred over a bus.

6

5

4

STR <register> <memory_address_alias>

LDR <register> <memory_address_alias>

It is first assembled using an assembler into machine code. Then it is loaded into memory and executed sequentially.

9

8





7

It is used to store the memory address of the next instruction to be executed.

It's register 15.

B <condition> <branch_name>

```
ADD <destination_register> <operand_register1>
    <operand_register2>
```

<p><i>When is the <code>DEFW</code> command executed. What does it do? What's its syntax?</i></p> <p>13</p>	<p><i>What does <code>DEFB</code> do?</i></p> <p>14</p>	<p><i>What's the syntax of <code>DEFS</code>?</i></p> <p>15</p>
<p><i>What does <code>STRB</code> do? What is it's syntax?</i></p> <p>16</p>	<p><i>What does <code>LDRB</code> do? What is it's syntax?</i></p> <p>17</p>	<p><i>When using Little Endian, bytes are read from  to .</i></p> <p>18</p>
<p><i>When using Big Endian, bytes are read from  to .</i></p> <p>19</p>	<p><i>How many bits are assigned to a literal in an ARM instruction</i></p> <p>20</p>	<p><i>What command should be used to load a literal into a register</i></p> <p>21</p>
<p><i>How do you load an address into a register so you can use it as a pointer?</i></p> <p>22</p>	<p><i>What does <code>DEFW <number></code> do?</i></p> <p>23</p>	<p><i>What does <code>DEFB <value></code> do?</i></p> <p>24</p>

It is executed before the program runs.

It stores a value at a memory address and assigns the address an alias.

```
<alias> DEFW <value_1>, ... <value_n>
```

DEFB stores a single byte in memory. If you give it a string, the whole string will be stored (in multiple bytes).

15

14

13

Loads the lowest eight bits of a specific memory address into a register. The other bits in the register are set to zero.

Stores the lowest eight bits of a register into memory.

STRB <register> <memory_alias>

```
LDRB <register> <memory_alias>
```

18

17

16

LDR <register> =<literal>

Note, this is a pseudo instruction, that is converted to either MOV <register> #<literal> or it will define a constant and load that in from memory.

12

When using Big Endian, bytes are read from right to left.

21

20

19

It reserves a byte(s) of memory with the value <value>. If a string is passed as the value, multiple bytes will be reserved, each with the value of a character.

It reserves a word of memory initialised to <number>

ADR <register>, <alias> *Now the <register> will hold the memory location (and is therefore a pointer to) the alias.*

24

23

22

<p><i>What does DEFS <size>, <fill> do?</i></p>	<p><i>What does ALIGN do?</i></p>	<p><i>What does ENTRY do?</i></p>														
25	26	27														
<p><i>What does EQU do?</i></p>	<p><i>What are the four status flags provided by the ARM architecture?</i></p>	<p><i>How can you combine a CMP instruction with another instruction?</i></p>														
28	29	30														
<p><i>What does RSB do?</i></p>	<p><i>What does MLA do?</i></p>	<table><tr><th><i>Condition code</i></th><th><i>Meaning (for cmp or subs)</i></th></tr><tr><td><i>eq</i></td><td></td></tr><tr><td><i>ne</i></td><td></td></tr><tr><td><i>ge</i></td><td></td></tr><tr><td><i>le</i></td><td></td></tr><tr><td><i>lt</i></td><td></td></tr><tr><td><i>gt</i></td><td></td></tr></table>	<i>Condition code</i>	<i>Meaning (for cmp or subs)</i>	<i>eq</i>		<i>ne</i>		<i>ge</i>		<i>le</i>		<i>lt</i>		<i>gt</i>	
<i>Condition code</i>	<i>Meaning (for cmp or subs)</i>															
<i>eq</i>																
<i>ne</i>																
<i>ge</i>																
<i>le</i>																
<i>lt</i>																
<i>gt</i>																
31	32	33														
<p><i>In the following instruction, what method of addressing is used, what will R0 contain and what will happen to R1?</i></p> <p>LDR R0, [R1]</p>	<p><i>In the following instruction, what method of addressing is used, what will R0 contain and what will happen to R1?</i></p> <p>LDR R0, [R1, #4]</p>	<p><i>In the following instruction, what method of addressing is used, what will R0 contain and what will happen to R1?</i></p> <p>LDR R0, [R1, #4]!</p>														
34	35	36														

Sets the PC at the start of the program (i.e. dictates where the program should) start from.

*Leaves blank bytes in memory so that the next **DEFINE** command will start on a word boundary.*

It reserves a block of memory <size> bytes long initialised to the value <fill>.

27

26

25

Append **S** to an instruction. E.g.:
SUBS R0, R1, R2
If the result in R0 was negative, then the negative flag would be set etc etc.

- Negative
- Zero
- Carry
- Overflow

EQU allows us to name a literal. You can then refer to the literal (still with a hash before it) by name in your code which is easy to read.

<alias> EQU #<value>

30

29

28

Condition code	Meaning (for cmp or subs)		
eq	Equal		
ne	Not equal		
ge	Signed greater than or equal	Multiply and add. MLA R0, R1, R2, R3:	Reverse subtract. RSB R1, R0, #0:
le	Signed less than or equal	R0 = (R0 * R1) + R2	R1 = 0 - R0 = -R0
lt	Signed less than		
gt	Signed greater than		

33

32

31

This is called **pre-indexed autoindexed addressing**.

This is called **pre-indexed addressing**.

This is called **register-indirect addressing**.

The value loaded into R0 will be the 32 bits stored at the memory address that is equal to the value in R1 + 4.

The value loaded into R0 will be the 32 bits stored at the memory address that is equal to the value in R1 + 4.

The value loaded into R0 will be the 32 bits stored at the memory address that is equal to the value in R1.

R1 will be incremented by 4 before the load operation.

R1 won't be altered at all.

R1 won't be altered at all.

36

35

34

<p><i>In the following instruction, what method of addressing is used, what will R0 contain and what will happen to R1?</i></p> <p>LDR R0, [R1], #4</p> <p>37</p>	<p><i>In the following instruction, what method of addressing is used, what will R0 contain and what will happen to R1 and R2?</i></p> <p>LDR R0, [R1, R2]</p> <p>38</p>	<p><i>In the following instruction, what method of addressing is used, what will R0 contain and what will happen to R1 and R2?</i></p> <p>LDR R0, [R1, R2, LSL, #2]</p> <p>39</p>
<p><i>How do you load a String into a register?</i></p> <p>40</p>	<p><i>What does the ADRL instruction do?</i></p> <p>41</p>	<p><i>How do you find the length of a string defined by the alias message?</i></p> <p>42</p>
<p><i>What are the four ARM bit shifting/rotation instructions?</i></p> <p>43</p>	<p><i>What is the syntax of a shifting or rotation operation in ARM?</i></p> <p>44</p>	<p><i>How can LSL be used to load words from a table/array in memory?</i></p> <p>45</p>
<p><i>What is the command to push something to the stack?</i></p> <p>46</p>	<p><i>What is the command to pop something off the stack?</i></p> <p>47</p>	<p><i>What is a different way of accessing the top value of the stack rather than using POP?</i></p> <p>48</p>

<i>This is called scaled register-indexed addressing.</i>	<i>This is called register-indexed addressing.</i>	<i>This is called post-indexed autoindexed addressing.</i>										
<i>The value loaded into R0 will be the 32 bits stored at the memory address that is equal to the value in R1 + (R2 * 4).</i>	<i>The value loaded into R0 will be the 32 bits stored at the memory address that is equal to the value in R1 + R2.</i>	<i>The value loaded into R0 will be the 32 bits stored at the memory address that is equal to the value in R1 + 4.</i>										
<i>R1 and R2 will stay the same.</i>	<i>R1 and R2 will stay the same.</i>	<i>R1 will be incremented by 4 after the load operation.</i>										
39		38										
ADRL R1, message MOV R2, #0 count LDRB R0, [R1, R2] CMP R0, #0 ADDNE R2, R2, #1 BNE count STR R2, length	<i>It is a psudo instruction that loads a program relative address into the register. It is compiled into two ADD instructions.</i>	msg DEFB "Hello" ALIGN ADRL R0, msg SVC 3										
42		41										
LDR R0, [R1, R2, LSL #2]	INSTRUCTION destination operand (#)shift	<table><tr><th>Mnemonic</th><th>Meaning</th></tr><tr><td>LSL</td><td>Logical shift left</td></tr><tr><td>LSR</td><td>Logical shift right</td></tr><tr><td>ASR</td><td>Arithmetic shift right</td></tr><tr><td>ROR</td><td>Rotate Right</td></tr></table>	Mnemonic	Meaning	LSL	Logical shift left	LSR	Logical shift right	ASR	Arithmetic shift right	ROR	Rotate Right
Mnemonic	Meaning											
LSL	Logical shift left											
LSR	Logical shift right											
ASR	Arithmetic shift right											
ROR	Rotate Right											
45		44										
LDR R1, [SP], #4	POP <register/literal>	PUSH <register/literal>										
48		47										

<p><i>What is a different way of adding a new element to the stack rather than using the <code>PUSH</code> command?</i></p> <p>49</p>	<p><i>How do you push or pop multiple elements from the stack without using the <code>PUSH</code> or <code>POP</code> commands?</i></p> <p>50</p>	<p><i>What does the <code>BL</code> command do?</i></p> <p>51</p>
<p><i>After a method called using the <code>BL</code> command has finished executing, what command does it use to tell the processor go back to what it was doing?</i></p> <p>52</p>	<p><i>If a method is using registers as temporary stores, what should it do before and after it executes? What instructions should it use to do this?</i></p> <p>53</p>	<p><i>How do you pass a parameter to a variable?</i></p> <p>54</p>
<p><i>How should a method access stacked parameters?</i></p> <p>55</p>	<p><i>What is a stack frame?</i></p> <p>56</p>	<p><i>How do you convert a Java <code>switch</code> statement into ARM Assembly?</i></p> <p>57</p>
<p><i>What are the ARM comparison operators for unsigned integers?</i></p> <p>58</p>	<p><i>How is a boolean represented in ARM assembly?</i></p> <p>59</p>	<p><i>How do you test if an ARM boolean is true or false?</i></p> <p>60</p>

- Moves the current value of the program counter (PC) into the link register (LR).
- Branch to the label defined in the instruction by moving the memory address of that instruction into the PC.

```
STMFD SP!, R0, R1
LDMFD SP!, R0, R1
```

```
STR R1, [SP, #-4]!
```

51

50

49

Either put it in a register (this is the stupid way), or put it on the stack (this is a good way since you can pass lots of paramaters like this.)

It should PUSH the value of the registers to the stack and then POP them again after:

```
methodname
PUSH {registers_used}
; Do stuff
POP {registers_used}
MOV PC, LR
```

```
MOV PC, LR
```

54

53

52

- 1. Create a table with the values triggered by the case statement as the index of the table.
- 2. Load the address of the table into a register (ADR R1, table)
- 3. Get the value of the case variable in a register (we'll use R0).
- 3. Use the LDR command to load the correct method to call (LDR PC, [R1, R0, LSL, #2])
- 4. Make sure you've got a default case
- 5. Make sure you branch to the end of the case statement after each method.

A stack frame is a set of values on the stack that relate to a single method. They may contain saved registers, temporary values used by the method, a pointer to the parent method etc.

Just read the stack using the STR command and add an offset depending on what parameter you want. E.g:

```
LDR R0, [SP, #12]
```

57

56

55

```
CMP R1, #0
If it's equal, then it's false.
```

As an 8-bit set of values that is either 00000000 or 00000001.

- HI Higher
- HS Higher or same
- LO Lower
- LS Lower or same

60

59

58

<p>What are the logical operators that ARM has?</p> <p>61</p>	<p>What is the syntax of an ARM logical operation such as EOR?</p> <p>62</p>	<div data-bbox="1766 105 2003 277"> <table> <tr> <th>A</th><th>B</th><th>BIC A, B</th></tr> <tr><td>0</td><td>0</td><td></td></tr> <tr><td>0</td><td>1</td><td></td></tr> <tr><td>1</td><td>0</td><td></td></tr> <tr><td>1</td><td>1</td><td></td></tr> </table> </div> <p>Fill in the truth table:</p> <p>63</p>	A	B	BIC A, B	0	0		0	1		1	0		1	1	
A	B	BIC A, B															
0	0																
0	1																
1	0																
1	1																
<p>What are the two methods of interfacing with peripherals?</p> <p>64</p>	<p>When the CPU is polling a peripheral, what does the poll actually do?</p> <p>65</p>	<p>Define 'memory mapped register'</p> <p>66</p>															
<p>What does TST do?</p> <p>67</p>	<p>What is the syntax for the TST instruction?</p> <p>68</p>	<p>What happens when an interrupt occurs?</p> <p>69</p>															
<p>Write some sample code for checking a status register against a pattern.</p> <p>70</p>	<p>What is an interrupt vector table?</p> <p>71</p>	<p>What does SVC stand for?</p> <p>72</p>															

Fill in the truth table:

A	B	BIC A, B
0	0	0
0	1	0
1	0	1
1	1	0

EOR <reg_1>, <reg_2>

Logical AND AND
Logical OR ORR
Logical XOR EOR
Bit clear BIC
Logical NOT MVN

63

62

61

A memory location that appears to be an actual memory location, but is actually situated inside a peripheral (so it is mapped to a different address).

- Read the status register
- Use the TST command to check the value of the status register against a bit pattern
- If the test passes, then run a method to handle what to do next.

- Polling
- Interrupts

66

65

64

1. Stop the program execution (like a BL)
2. Save important registers by stacking them (including the CSPR)
3. Run the interrupt handler
4. Restore the saved registers from the stack
5. Copy the LR into the PC (and add 4) so the next instruction is executed.

Remember you can use STMFD and LDMFD to efficiently manage the stack

TST <register>, <pattern>

It performs a bitwise AND on it's operands and then compares it to zero, setting the comparison flags as it does so.

69

68

67

SuperVisor Call.

A table of pointers to various methods for handling different peripherals. It's implemented in the same way as a case statement is.

ADR R1, status_reg
LDR R0, [R1]
TST R0, 0x40
BEQ correct
B incorrect

72

71

70

<p><i>How do we get the parameter from SVC X?</i></p> <p>73</p>	<p><i>What is direct memory access?</i></p> <p>74</p>	<p><i>List advantages and disadvantages of DMA.</i></p> <p>75</p>
<p><i>What does the kernel do?</i></p> <p>76</p>	<p><i>What is a kernel mode?</i></p> <p>77</p>	<p><i>What are the five steps of compilation?</i></p> <p>78</p>
<p><i>What are the pros and cons of an interpreted language?</i></p> <p>79</p>	<p><i>Why does Java use zero address and one address instructions?</i></p> <p>80</p>	<p><i>Code that is written using zero or one address instructions is called a .</i></p> <p>81</p>
<p><i>What would a zero address ADD instruction do?</i></p> <p>82</p>	<p><i>How would $x = (a + b) * c$ be represented in a stack machine?</i></p> <p>83</p>	<p><i>What does Dynamic Class Loading do?</i></p> <p>84</p>

Advantages	Disadvantages
·The load on the CPU is lessened.	·The load on the memory and the peripheral is the same as before.
	·The motherboard will be more complicated with the extra hardware.

75

A hardware chip on the motherboard that allowd peripherals to write diretly to memory rather than going through the CPU first.

74

- Load the SVC X instruction into a register with LDR R0, [LR, #-4]
- Clear the top 8 bits (BIC R0, R0, 0xFF000000)
- Logic shift right by 8 places to get the parameter (LSR R1, R0, #8).

73

1. Lexical analysis
2. Syntaxic analysis
3. Semantic analysis
4. Code generation
5. Optimisation

A kernel mode conveys privaleges to a program. The default (user) mode only allows memory locations within the allocated space to be accessed. Other modes convey different privilages, e.g. the privelaged mode which allows any address to be accessed.

It abstracts the implementation of the hardware from the running programs. It also protects programs from eachother by letting them only access memory locations that have been assigned to them.

78

77

76

Code that is written using zero or one address instructions is called a stack machine.

So that the bytecode is very small in size and can be quickly transferred over the internet.

Advantages	Disadvantages
·Simple to implement	·Slow.
·Portable code	·Hard to simulate a real computer on them.
·Increased security (since applications can be sand-boxed).	
·Ease of debugging since the state is within the in-terpreter	

81

80

79

Only loads java classes just before they are executed to minimise memory useage and improve loading times of programs.

PUSH a
 PUSH b
 ADD
 PUSH c
 MUL
 POP x

- Pop the two top values off the stack.
- Add them together.
- Push the result onto the stack again.

84

83

82

What does the JIT compiler do?

85

What are the three areas of memory usage in Java programs?

86

Where do Java objects reside in memory?

87

Where does the heap pointer point to?

88

What are the three parts that each item in the heap is composed of?

89

What is a stale object?

90

What are the stages of garbage collection?

91

How do you do array access in ARM?

92

The heap.

The class area (containing method code and class variables), stack area (containing the stack, which includes method parameters, local variables and return pointers) and heap area (containing the objects used by the program).

*It compiles classes into machine code in real time as they are loaded. It uses **dynamic compilation** to refine it's compilation so that code that is run multiple times is optimised more than code that is run only once.*

87

86

85

An object in the heap that is no longer referenced by any pointer.

A header (containing information about the object such as it's size), storage for instance variables and a table of method parameters that the object contains.

The next free memory location in the heap.

90

89

88

```
LDR R0, index
LDR R1, basePointer
LDR R2, [R1, R0, LSL #2]
STR R2, element
```

- Stop the program execution
- Walk through the heap and mark objects as live or un-referenced.
- Delete unreferenced objects in the heap.
- Compact the heap by moving the live objects together (remembering to update the pointers to the moved objects).

92

91