

# COMP15111 Notes

Chris Williamson, Todd Davies

October 28, 2013

## Contents

<b>1</b>	<b>Lecture 1: Introduction</b>	<b>2</b>
1.1	A Computational Model . . . . .	2
1.2	Simple View Of A Computer . . . . .	2
1.2.1	Memory . . . . .	2
1.2.2	Bus . . . . .	2
1.2.3	Processor . . . . .	2
1.3	Three-address instructions . . . . .	3
1.3.1	Three address example . . . . .	3
1.3.2	Memory bottleneck . . . . .	3
1.4	Registers . . . . .	4
1.5	Instruction Styles . . . . .	4
1.5.1	One address . . . . .	4
1.5.2	Load-store . . . . .	4
<b>2</b>	<b>Lecture 2</b>	<b>5</b>
2.1	Assembly Language . . . . .	5
2.2	ARM instructions . . . . .	6
2.3	Transferring data between registers and memory . . . . .	6
2.4	ARM processing instructions . . . . .	6
2.5	ARM control instructions . . . . .	7
2.6	Stored programs and the Program Counter . . . . .	7
2.7	Fetch-Execute Cycle . . . . .	7
2.8	Decision Making . . . . .	7
2.8.1	An example . . . . .	8
<b>3</b>	<b>Lecture 7: Addresses and Addressing</b>	<b>8</b>
3.1	Direct Addressing . . . . .	8
3.1.1	Problems with direct addressing . . . . .	9
3.2	Register Indirect Addressing . . . . .	9
3.2.1	Address Arithmetic . . . . .	9
<b>4</b>	<b>Offset Addressing</b>	<b>10</b>

# 1 Lecture 1: Introduction

## 1.1 A Computational Model

The simplest, earliest, commonest, most important computational model is the **Von-Neumann Imperative Procedural Computer Model**

According to this model, a computer can:

1. Store information
2. Manipulate the stored information
3. Make decisions depending on the stored information

## 1.2 Simple View Of A Computer

The simplest model of a computer can be represented as:

$$Memory \Leftrightarrow Bus \Leftrightarrow Processor$$

### 1.2.1 Memory

Memory is a set of locations which can hold information, such as numbers(or programs). Each memory location has a unique (numerical) address, and there are typically thousands of millions of different locations. There are various ways of depicting memory; a common one is a 'hex dump' that often looks something like this:

Address	Values (8 bit numbers)	Characters
00000000	48 65 6c 6c 6f 0a	Hello.

Each item that is in the memory has a unique address.

Run the  
command  
*hexdump* to  
generate  
hexdumps.

### 1.2.2 Bus

A bus is a bidirectional communication path. It is able to transmit addresses and numbers between components inside the computer.

### 1.2.3 Processor

The processor obeys a sequence of instructions, commonly referred to as a program. Historically the processor was often referred to as a CPU, however, this is inappropriate nowadays since typical processors consist of several processing cores.

### 1.3 Three-address instructions

Every kind of processor has a different set of instructions, real world examples include: Pentium, ARM and others

Each three-address instruction:

1. Copies the values from any two memory locations and sends them to the processor (source operands)
2. Copies some operation e.g. adds the copied numbers together
3. Copies the result back from the processor into a third memory location (destination operand)

For example, if we wanted to convert the Java code  $sum = a + b$ ; into a three-address instruction we would:

1. Identify the two *source operands*:  $a$  holds 2,  $b$  holds 3
2. Perform the *operation*:  $2 + 3 = 5$
3. Let the variable  $sum$  equal the answer 5. This is the *destination operand*

#### 1.3.1 Three address example

**Question:** Convert the Java code  $product = c * d$ ; into the three-address style and draw a two box view of it.

First we need to re-write the Java code in the three-address style:

$$product \leftarrow c * d$$

Now we can draw the box view of it:

#### 1.3.2 Memory bottleneck

Most processors can process instructions faster than they can be fed by memory. Each instruction in the three-address cycle requires four memory cycles:

1. Fetch the instruction
2. Read the first operand
3. Read the second operand
4. Write the result to memory

Each of these memory cycles could take hundreds of processor clock cycles to complete, and so in this time the processor would be doing nothing. However, most modern processors employ a *cache* to temporarily store commonly accessed memory locations, and so avoid some of the memory cycles.




Figure 1: An example of the two box model

## 1.4 Registers

Registers are very small amounts of storage build into a processor. Since they are inside the processor data doesn't need to be transferred over the bus, and so they are very fast. Registers are used instead of the main memory which speeds up program execution.

Each register can only hold one value and each processor will only generally have a few dozen registers (e.g. ARM has sixteen).

## 1.5 Instruction Styles

### 1.5.1 One address

The one address style can only use up to one memory location in each instruction, all other operands must be registers. An example may be:

$$R1 \leftarrow R0 + \text{memory location}$$

### 1.5.2 Load-store

The load-store style cannot perform operations on memory locations at all. Instead, values from memory must be loaded into a registers before the operation takes place and then the operation can be performed on the registers. Following the operation, the result must be stored back into memory again.

$$\begin{aligned}
R1 &\leftarrow \text{memory location} \\
R1 &\leftarrow R0 + R1 \\
\text{memory location} &\leftarrow R1
\end{aligned}$$

This means that we need extra instructions to do stuff with memory locations:

1. **Load** the value from memory into a register before the operation.
2. **Store** the value in the register back to memory after the operation.

For example, the Java code  $Sum = a + b + c;$  would be run as:

R1	$\leftarrow$	a	(i.e. load from a)
R2	$\leftarrow$	b	(i.e. load from b)
R3	$\leftarrow$	$R1 + R2$	(i.e. a+b)
R4	$\leftarrow$	c	(i.e. load from c)
R5	$\leftarrow$	$R3 + R4$	(i.e. (a+b)+c)
Sum	$\rightarrow$	R5	(i.e. store to sum)

You can see that the load-store style favours lots of very simple, very fast instructions.

## 2 Lecture 2

Computers obey programs which are sequences of instructions. Instructions are coded as values in memory. The sequences are held in memory adjacent memory locations. Values in memory can be interpreted as you please, from numbers to text, to images or anything really!

Any given set of binary digits can be read as a decimal number, but not always as text, so values in memory are often represented as numbers for convenience.

### 2.1 Assembly Language

Assembly language is a means of representing machine instructions in a human readable form.

Each type of processor has its own assembly language (since each language is specific to a partial architecture) but they typically have a lot in common:

- A mnemonic, that specifies the type of operation
- A destination, such as a register or memory location

- And one or more sources that may be registers or memory locations.
- Possibly with a comment too which will help programmers understand what's happening and aren't interpreted by the assembler.

When a program has been written in assembler, it must be *assembled* by an *assembler* to run it.

## 2.2 ARM instructions

ARM has many instructions but we only need three categories:

- Memory operations that move data between the memory and the registers.
- Processing operations that perform calculations using value already in registers.
- Control flow instructions are used to make decisions, repeat operations etc.

## 2.3 Transferring data between registers and memory

Memory operations load a register from the memory or store a register value to the memory.

For example,  $a$  into register 1 ( $R1 \leftarrow a$ ) we would write: `LDR R1, a`

Or to store the value in register 5 into  $sum$  ( $sum \leftarrow R5$ ): `STR R5, sum`

In these examples,  $a$  and  $sum$  are aliases for the addresses of memory locations.

## 2.4 ARM processing instructions

ARM has many different instructions to perform operations such as addition, subtraction and multiplication.

The syntax for such operations is usually:

`[operand] [destination register] [register 1] [register 2]`

For example, to add two numbers together, we might write:

`ADD R2, R0, R1`

This will add the value of R0 to the value of R1 and store it in R2.

## 2.5 ARM control instructions

The most common control instruction is the branch. Similar to `GOTO` in other languages, a branch will change the PC register (see section 2.6) to another value so the order of execution of the program is changed.

Branches can be made to be conditional by appending a conditional operator (coming up later) on to the command.

The syntax is something like:

`B[conditional operator] [branch name]`

Some examples of different conditional operators are:

Command	Function
B	Branches to a different location in the code.
BNE	Branches, but only if the previous condition was false.
BEQ	Branches, but only if the previous condition was true.

## 2.6 Stored programs and the Program Counter

A computer can make decisions, and choose which instructions to obey next depending upon the results of those decisions. A **Program Counter** (PC) register is used to hold the memory address of the next instruction to be executed. ARM uses register 15 as its PC.

## 2.7 Fetch-Execute Cycle

The processor must first fetch instructions from memory before it can execute them. This is called the fetch-execute cycle, and it involves:

1. **Fetch:** copy the instruction, pointed to by the PC, from memory and set PC to point to the next instruction
2. **Execute:** obey the instruction (exactly as before)
3. Repeat.

In ARM, the PC starts with a values of `0x00000000` when the program is initially run. On each cycle of the Fetch-Execute cycle, the PC is incremented by 4, since instructions each occupy 4 memory locations.

## 2.8 Decision Making

In order to make decisions, the computer mustn't just execute instructions one after the other in a linear manner. Instead, branches must be used to change the sequence of instructions to be executed.

In order to perform a conditional branch, we must first perform a compare command to perform the comparison before we do the branch.

### 2.8.1 An example

If we wanted to do a 1 discount on a shopping list if the price was over 20, we would do the following:

```
LDR R0, total ; Load the total price into R0

CMP R0, #20 ; Compare R0 and 20 (the literal)
BLT nodiscount ; If the price is too low, then don't discount
SUB R0, #1 ; Deduct 1
STR R0, total ; Store the result back into memory

nodiscount SVC 2 ; Finish

total DEFW 25 ; Lets say the total is $25
```

## 2.9 Allocating memory

The DEFW (define word) operation puts a value in memory before the program is run. Any define operation is executed before the program is run.

The actual memory location that is used to store the value isn't known to the running program, however, an *alias* is attached to the memory location by the programmer and the memory location can be referenced through that.

The syntax for the DEFW command is as follows:

```
myage DEFW 18
```

Where `myage` is the alias and 18 is the value.

## 3 Lecture 7: Addresses and Addressing

When a processor references memory it needs to produce an address.

The address needs the same number of bits as the memory address. i.e. 32 in ARM

addressing modes - mechanisms for generating addresses



### 3.1 Direct Addressing

Direct addressing is a mode where the address is simply contained within the instruction.

This requires an instruction longer than the address size which is a problem because ARM's maximum bit length is 32.

So far, we assumed that direct addressing uses LDR/STR instructions, for example:

```
LDR  R0, b
LDR  R1, c
ADD  R0, R0, R2
STR  R0, a
```

This looks like direct addressing but on ARM it's 'faked' by the assembler as a pseudo-instruction

#### 3.1.1 Problems with direct addressing

ARM: both instructions and addresses are 32 bits, but the instruction also specifies operation so it can't contain every possible address.

Solution: allow a register to contain an address, use the address in the register to do loads and stores.

This is **Register Indirect Addressing**

### 3.2 Register Indirect Addressing

The address is held in the register

It takes only a few bits to select a register (4 bits in the case of ARM R0-R15)

A register can (typically) hold an arbitrary address (32 bits in the case of ARM)

ARM has register indirect addressing

**Example** loading a register from a memory location: LDR R0, b

Could be done using register indirect addressing:

```
ADR  R2, b      move the address of b into R2
LDR  R0, [R2]   use address in R2 to fetch the value of b
```

This is still a bit limited - addresses are:

- range limited (within ADR 'instruction')
- fixed

but:

- ADRL pseudo-op allows larger range (at a price)
- having addresses a variable once it is often used again
- variable are usually 'near' each other

### 3.2.1 Address Arithmetic

We can operate on registers, so we can:

- store/load/move addresses
- do arithmetic to calculate addresses

Rather than use e.g. extra ADD instructions, we often use **Base + Offset Addressing** - address addition done within the operand.

We have actually been using this all along: Base = PC register.

## 4 Offset Addressing

In offset addressing the address is calculated from a register value and a number.

The register specifier is just a few bits, The offset can be 'fairly small'.

With one register 'pointer' any of several variables in nearby addresses may be addressed.

ARM allows offsets of 12 bits in LDR/STR

These bits can be added or subtracted, for example:

```
LDR    R0,    [R1, #8]
STR    R3,    [R6, #-0x240]
LDR    R7,    [R2, #short-constant]
```

This provides a range of  $\pm 4$  kilobytes around a 'base' register

In practice this method is adequate for most purposes.