Where do the values that are fed into an operand come from when an instruction is executed using the three address style?	Why are registers faster than memory?		
What is the one-address style of instruction? 3	Describe the load-store style of instruction.		
How is code written in ARM Assembly run? $_{5}$	What is the instruction to load a value at a memory address into a register?		
What is the instruction to store a value in a register to a memory address?	What is the instruction to sum two numbers?		

- Implemented using a flip flop or some other very fast volatile storage (rather than smaller, cheaper SRAM).
- Situated inside the processor, so there's less distance for the data to travel, which takes less time.
- Fewer of them so address decoding takes less time
- Data doesn't need to be transferred over a bus.

Memory.

The resulting value is also copied to a destination address in memory.

The only operations on memory are load and store operations. This means each instruction is very fast and very simple, but there are many instructions.

Where only one memory address may be used in any one instruction. The other operands must be registers.

4

LDR <register> <memory_address_alias>

It is first assembled using an assembler into machine code. Then it is loaded into memory and executed sequentially.

5

STR <register> <memory_address_alias>

What is the instruction to branch upon a condition?	What does the program counter do? What register is it?
When is the DEFW command executed. What does it do? What's its syntax?	$What\ does\ exttt{DEFB}\ do?$
What's the syntax of DEFS?	What does STRB do? What is it's syntax?
What does LDRB do? What is it's syntax?	When using Little Endian, bytes are read from .

It is used to store the memory address of the next instruction to be executed. B <condition> <branch_name> It's register 15. 10 9 It is executed before the program runs. DEFB stores a single byte in memory. If you give it a string, It stores a value at a memory address and assigns the address the whole string will be stored (in multiple bytes). an alias. <alias> DEFW <value_1>, ... <value_n> 12 11 Stores the lowest eight bits of a register into memory. <alias> DEFS <number_of_bytes>, <value_of_bytes> STRB <register> <memory_alias> 14 13 Loads the lowest eight bits of a specific memory address into a register. The other bits in the register are set to zero. When using Little Endian, bytes are read from left to right. LDRB <register> <memory_alias>

When using Big Endian, bytes are read from to	How many bits are assigned to a literal in an ARM instruction
17	18
What command should be used to load a literal into a register	How do you load an address into a register so you can use it as a pointer?
What does DEFW <number> do?</number>	What does DEFB <value> do?</value>
What does DEFS <size>, <fill> do?</fill></size>	What does ALIGN do?



What does ENTRY do? What does EQU do?	
25	26
What are the four status flags provided by the ARM architecture? How can you combine a CMP instruction with another instruction?	
What does RSB do? What does MLA do?	30
Condition code Meaning (for cmp or subs) eq ne ge le lt gt LDR R0, [R1]	$g\ is$

EQU allows us to name a literal. You can then refer to the literal (still with a hash before it) by name in your code which is easy to read.

Sets the PC at the start of the program (i.e. dictates where the program should) start from.

<alias> EQU #<value>

26 25

28 27

Multiply and add. MLA RO, R1, R2, R3: R0 = (R0 * R1) + R2

Reverse subtract. RSB R1, R0, #0: R1 = 0 - R0 = -R0

30 29

This is called register-indirect addressing.

The value loaded into RO will be the 32 bits stored at the memory address that is equal to the value in R1.

R1 won't be altered at all.

 $\begin{array}{c|cccc} Condition \ code & Meaning \ (for \ cmp \ or \ subs) \\ \hline eq & Equal \\ ne & Not \ equal \\ ge & Signed \ greater \ than \ or \ equal \\ le & Signed \ less \ than \ or \ equal \\ lt & Signed \ less \ than \\ gt & Signed \ greater \ than \\ \end{array}$

In the following instruction, what method of addressing is used, what will RO contain and what will happen to R1? LDR RO, [R1, #4]!			
34			
In the following instruction, what method of addressing is used, what will RO contain and what will happen to R1 and R2			
LDR RO, [R1, R2]			
5 36			
How do you load a String into a register?			
How do you find the length of a string defined by the alias message?			

This is called pre-indexed autoindexed addressing.

The value loaded into RO will be the 32 bits stored at the memory address that is equal to the value in R1 + 4.

R1 will be incremented by 4 before the load operation.

This is called pre-indexed addressing.

The value loaded into RO will be the 32 bits stored at the memory address that is equal to the value in R1 + 4.

R1 won't be altered at all.

34

This is called register-indexed addressing.

The value loaded into RO will be the 32 bits stored at the memory address that is equal to the value in R1 + R2.

R1 and R2 will stay the same.

This is called post-indexed autoindexed addressing.

The value loaded into RO will be the 32 bits stored at the memory address that is equal to the value in R1 + 4.

R1 will be incremented by 4 after the load operation.

36 35

This is called scaled register-indexed addressing.

The value loaded into RO will be the 32 bits stored at the memory address that is equal to the value in R1 + (R2 * 4).

R1 and R2 will stay the same.

38

ADRL R1, message
MOV R2, #0
count LDRB R0, [R1, R2]
CMP R0, #0
ADDNE R2, R2, #1
BNE count
STR R2, length

msg DEFB "Hello"

ADRL RO, msg

ALIGN

SVC 3

It is a psudo instruction that loads a program relative address into the register. It is compiled into two ADD instructions.

What are the four ARM bit shifting/rotation instructions?	What is the syntax of a shifting or rotation operation in ARM ?
How can LSL be used to load words from a table/array in memory?	What is the command to push something to the stack?
What is the command to pop something off the stack?	

INSTRUCTION destination operand (#)shift		Mnemonic LSL LSR ASR ROR	Meaning Logical shift left Logical shift right Arithmetic shift right Rotate Right
	42		

PUSH <register/literal> LDR RO, [R1, R2, LSL #2]

44 43

POP <register/literal>