J1
TOP CPU SOCKET (manual)

J2
MOTHERBOARD PLUG (manual)

48-pin MC68008 pass-through

C23: one shared J1/J2 bypass capacitor

Target 5V / MCU supplies

U2
TLV75533PDBVR

MCU local decoupling: place at supply pads

U1
RP2354B (A4 or later)

Five protected inputs

BAT54 Vf margin accepted; see simulations/bat54/.
MODE_PERMIT: physical permission input, default passive.
BUS_ARM_REQUEST: future gate only; currently R5 pull-down.
USB_PRESENT_N: active-low VBUS detection for USB attach.

USB-C (target-powered)

J3
USB4105-GF-A

TPD2EUSB30ADRTR

PIO0: GPIO0–31; PIO1: GPIO16–47. Synchronization pending.
J1 pin n = J2 pin n, RESET/HALT: LOW or release only.
Target-only power / TTL bus. Mode interlock remains to be completed.

RP2354B / 48-pin MC68008 | NOT FOR FABRICATION

Sheet: /
File: rp2350_68008_ice.kicad_sch

Title: RP2354B / MC68008 emulator and analyzer

Size: A3	Date: 2026-11-09	**Rev: 0.3 DRAFT**
KiCad E.D.A. 10.0.5		Id: 1/1