# MK 2300 P MK 2302 P

2240 BIT

## MOS Read-Only Memory Character Generators



#### **FEATURES**

- ☐ Ion-implantation processing for full TTL/DTL compatibility
- □ 2240 bits of storage organized as 64 5x7 dot matrix characters with column-by-column output
- ☐ MK 2302 P is pre-programmed with ASCII encoding
- ☐ Internal counter provides clocked column selection
- ☐ Counter output for updating external character address registers
- ☐ Internal provision for one- or two-column intercharacter spacing
- ☐ Output enable and blanking capability
- ☐ Operates from +5V and —12V supplies

### **APPLICATIONS**

- □ CRT alphanumeric displays
- ☐ Light-Emitting Diode (LED) array driver
- ☐ Billboard and stock market displays

### **DESCRIPTION**

The MK 2300 P Series MOS, TTL / DTL-compatible read-only memories (ROMs) are designed specifically for dot-matrix character generation. Each ROM provides 2240 bits of programmable storage, organized as 64 characters each having 5 columns of 7 bits. A row output capability for 64 7x10 characters is possible, as illustrated on the back page.

Low threshold-voltage processing, utilizing ion-implantation, is used with P-channel, enhancement-mode MOS technology to provide direct input/output interface with TTL and DTL logic families. All inputs are protected to prevent damage from static charge accumulation.

The MK 2302 P is preprogrammed with ASCII-encoded characters (font shown on back page). Other ROMs in the series are programmed during manufacture to customer specifications by modification of a single mask.


Characters are selected by a six-bit binary word at the Character Address inputs. Each character consists of five columns, the columns selected by an internal counter which is


clocked by the Counter Clock input. Column information appears sequentially beginning with the left-most column. Two additional intercharacter spacing columns are available, selectable for one or two spaces by the Count Control Input. During spacing, the Data Outputs are high (+5V), or the "dot-off" condition. After the last space, the modulo counter automatically increments to the leftmost column.


Synchronizing other system components with the ROM is possible using the Counter Reset Input to reset the counter to the last intercharacter spacing column, or using the Counter Output which occurs only on the last spacing column.

The Blanking Input allows all Data Outputs to be driven high (+5V) without affecting any other ROM functions. The Output Enable input allows the outputs to be open-circuited for wire-ORing.

Memory operation is static; refresh clocks are not required to maintain output information. The Counter Clock input is used only to select columns and need not be pulsed continuously.







### **ABSOLUTE MAXIMUM RATINGS**

Voltage on any terminal relative to $V_{ss}$ +	-0.3V to $-20V$
Operating temperature range	$0^{\circ}$ C to $+75^{\circ}$ C
Storage temperature range	°C to +150°C

## RECOMMENDED OPERATING CONDITIONS (0°C $\leq$ T<sub>A</sub> $\leq$ 75°C)

_			PARAMETER	MIN	TYP	MAX	UNITS	COMMENTS
y	POWER	V <sub>SS</sub> V <sub>DD</sub> V <sub>GG</sub>	Supply voltage Supply voltage Supply voltage	+4.75 — - 12.6	+5.0 0.0 -12.0		> > >	See note 1
	INPUTS	Vin(o) Vin(!) Vin(cc)	Input voltage, logic "0" Input voltage, logic "I" Count Control input voltage, ÷ 6 ÷ 7	V <sub>ss</sub> — 1.5 + 4.75	- 12.0 +5.0		<<<<	See note 2 Count control in but should be returned to $V_{\text{GG}}$ for $\div$ 6 operation, or $V_{\text{SS}}$ for $\div$ 7 operation
	COUNTER TIMING	fcik tcik(0) tc k(i) tr(cik) tf(cik) trp	Counter Clock input frequency Clock time at logic "0" Clock time at logic "I" Clock rise time Clock fall time Reset pulse width Clock-to-reset pulse delay	0 2 2 1.0 0.4		0.1 0.1	kHz μs μs μs μs μs μs	See timing diagrams See note 4

### **ELECTRICAL CHARACTERISTICS**

(V<sub>SS</sub>= +5.0V  $\pm 0.25V$ , V<sub>GG</sub>= -12.0V  $\pm 0.6V$ , 0°C  $\leq$ T<sub>A</sub>  $\leq +75$ °C, unless noted otherwise)


	unless noted otherwise)								
		PARAMETER MIN TYP*				UNITS	CONDITIONS		
Pow	Iss	Supply current (Vss)		20	40	mA	Outputs unconnected		
8	IGG	Supply current (V <sub>GG</sub> )		20	40	mA	f <sub>clk</sub> =200 kHz		
INPUTS	C <sub>in</sub>	Input capacitance Input leakage current			10 10	pF μA	$ \frac{V_{in} \!=\! V_{SS}, f_{meas} \!=\! 1MHz}{V_{in} \!=\! V_{SS} - 6V, T_A \!=\! 25^{\circ}C}  \mathop{note}_{2} $		
	V <sub>out(o)</sub>	Output voltage, logical "0"		0.2	0.4	V	I <sub>out</sub> = 2.0 mA (into output) See		
OUTPUTS	Vout(I)	Output voltage, logical "I"	2.4			\ \	$I_{\text{out}} = 0.6 \text{ mA}$ note (out of output) 3		
90	lout	Data Output leakage current	<b>– 10</b>		+10	μА	$V_{SS} - 6V \le V_{out} \le V_{SS}$ $T_A = 25^{\circ}C$ (outputs disabled)		
S	tao	Address-to-output delay time			1	μs			
CHARACTERISTICS	tco	Clock-to-output delay time			.1	μS	Rise and fall		
E	tcco	Clock-to-counter output delay time			1	μs	times included See timing		
AC	t <sub>BO</sub>	Blanking/unblanking delay time			1	μS	in delay times diagrams		
AR	toeo	Output enable/disable delay time			1	μs			
동	tcro	Counter reset delay time			1	μs	$R_L = 4 k\Omega$ to $V_{SS}$		
2	tcrco	Reset-to-counter output delay time			1	μS	$C_L = 15 \text{ pF to } V_{DD}$		
₹	t⊦	Output fall time			0.3	μS	$T_A = 25^{\circ}C$		
DYNAMIC	t <sub>R</sub>	Output rise time			0.3	μS			

<sup>\*</sup>Typical values apply at  $V_{55} = +5.0V$ ,  $V_{66} = -12.0V$ ,  $T_A = 25^{\circ}C$ 

- NOTES: 1. Supply voltages shown are for operation in a TTL/DTL system. Other supply voltages may be used if  $V_{DD}$  and  $V_{GG}$  maintain the same relationship to  $V_{SS}$ , e.g.,  $V_{SS} = OV$ ,  $V_{DD} = -5V$ ,  $V_{GG} = -17V$ . Input voltages would also need to be adjusted accordingly.
  - 2. These parameters apply to the character address, counter clock, counter reset, blanking, and output enable inputs.
  - 3. These parameters apply to both the data outputs and counter output.
  - 4. The counter clock must not make a negative transition within the period tord, before or after a positive counter reset transition. The counter reset negative edge may occur any time.

### **TIMING**

Timing diagram (1) shows the time relationships between character address, data output, counter clock, and counter output during typical operation of an MK 2300 P Series character generator. An output sequence from the MK 2302 P is shown to help clarify operation. This sequence can be seen from the top rows (OUT,) of the characters "I" and "N".



All timing relationships shown in diagram (1) apply to any other output or combination of characters as well.


Relevant input conditions assumed but not shown in timing diagram (1) are as follows:

Count Control, +5V Counter Reset, +5V Blanking Input, +5V Output Enable, +5V


Had the Count Control input been at -12V, the counter sequence would have been six positions instead of seven and the Counter Output would have been high during the sixth position.

New character addresses are shown coinciding with the rising edge of the Counter Output waveform in diagram (1). This condition was selected to demonstrate use of the Counter Output to advance an external input register to a new character address. Character addresses can be changed at any other time as well. Timing diagram (2) depicts output response to a character address change when, for example, the counter is stationary in one of the five character column positions.

Timing diagrams (3) through (6) show timing relationships for the Counter Reset, Blanking Input, and Output Enable. The "open" condition in (6) implies that both the pull-up and pull-down devices in each data output push-pull buffer are turned off.



(1)




### **OPERATING NOTES**

The following table summarizes the MK 2300 P Series input control states and corresponding drive levels:

Count Control	
<del>:</del> 6	-12V
<del>÷</del> 7	+ 5V
Counter Reset	
operate	+5V
reset	0V
Blanking Input	
unblank	+5V
blank*	0V
Output Enable	
enable	+ 5V
disable**	0V

\*All data outputs high (+5V)
\*\*All data outputs open-circuited



PHYSICAL DESCRIPTION(24 lead ceramic dual-in-line hermetic package)


25

### **APPLICATION:** 7x10 CHARACTER GENERATOR

### **ROM CODING**

7x10 Non-Interlace Configuration: (As illustrated) For row-out (7-bit) horizontal raster-scan application, code ROM #1 for Rows 1 through 5; and ROM #2 for Rows 6 through 10.

7x10 Interlace (525-line): Code ROM #1 for Rows 1, 3, 5, 7, 9; Code ROM #2 for Rows 2, 4, 6, 8, 10. The Enable Flip-flop should be changed to clock only at vertical retrace time, thus allowing ROM #1 to be enabled for the 1st page sweep (262  $\frac{1}{2}$  lines) and then allowing ROM #2 to be enabled for the interlaced 2nd page sweep of 262  $\frac{1}{2}$  lines.



8

ROW W ᆵ


7 Bit Row

Combining two 5x7 column-output ROMs provides a 7x10 row output.



MK 2302 P

Output dot "on" = 0V Output dot "off" = +5V



A <sub>4</sub>	<b>A</b> <sub>3</sub>	A <sub>2</sub>	A,	A <sub>6</sub> 1 1 0 0 A <sub>5</sub> 0 1 0 1
0	0	0	0	
0	0	0	1	
0	0	1	0	
0	0	1	1	
0	1	0	0	
0	1	0	1	
0	1	1	0	
0	1	1	1	
1	0	0	0	
1	0	0	1	
1	0	1	0	
1	0	1	1	
1	1	0	0	
1	1	0	1	
1	1	1	0	
1	1	1	1	

## APPLICATION: 7x10 CHARACTER GENERATOR

ADDRESS INPUT

6 BITS

SN 7473

CP

ENABLE

ENABLE

n

RESET

POWER ON

AND/OR

VERTICAL RETRACE

ENABLE -

ROM #2

(MK 2300 P) 07€

CLR

### **ROM CODING**

7x10 Non-Interlace Configuration: (As illustrated) For row-out (7-bit) horizontal raster-scan application, code ROM #1 for Rows 1 through 5; and ROM #2 for Rows 6 through 10.

7x10 Interlace (525-line): Code ROM #1 for Rows 1, 3, 5, 7, 9; Code ROM #2 for Rows 2, 4, 6, 8, 10. The Enable Flip-flop should be changed to clock only at vertical retrace time, thus allowing ROM #1 to be enabled for the 1st page sweep (262  $\frac{1}{2}$  lines) and then allowing ROM #2 to be enabled for the interlaced 2nd page sweep of 262  $\frac{1}{2}$  lines.

ROM #1 (MK 2300 P)

ENABLE

END-OF-LINE CLOCK

RST

**→**01

-- RESET

A1-A6 CLK

OUTPUT ENABLE OUTPUT

**ENABLE** 

CTR OUT

07←

(HORIZONTAL RETRACE)


CLOCK

→01

A1-A6 CLK

END-OF-LINE


RST - RESET




## MK 2302 P

Logic 1 = input @ +5VLogic 0 = input @ 0V

Output dot "on" = 0VOutput dot "off" = +5V





### MOSTEK ROM PUNCHED-CARD CODING FORMAT'



## MK 2300 P

Cols. Information Field

### **First Card**

1-30 Customer

31-50 Customer Part Number

60-72 Mostek Part Number<sup>2</sup>

### **Second Card**

1-30 Engineer at Customer Site

31-50 Direct Phone Number for Engineer

### **Third Card**

1-5 Mostek Part Number<sup>1</sup>

10-15 Organization<sup>2</sup>

### **Fourth Card**

1-6 Data Format³—"MOSTEK" 15-28 Logic⁴— "Positive Logic" or 35-57 Verification Code⁵

### **Data Cards 4**

**Binary Address** 1-6 8-12 First row of character 14-18 Second row of character 20-24 Third row of character 26-30 Fourth row of character 32-36 Fifth row of character 38-42 Sixth row of character 44-48 Seventh row of character

Notes: 1. Assigned by Mostek Marketing Department; may be left blank.

- 2. Punched as 64x5x7.
- 3. "MOSTEK" format only is accepted on this part.
- 4. A dot "ON" should be coded as a "1".
- 5. Punched as: (a) VERIFICATION HOLD i.e. the customer verification of the data as reproduced by MOSTEK is required prior to production of the ROM. To accomplish this MOSTEK supplies a copy of its Customer Verification Data Sheet (CVDS) to the customer.
  - (b) VERIFICATION PROCESS—i.e. the customer will receive a CVDS but production will begin prior to receipt of customer verification.
  - (c) VERIFICATION NOT NEEDED i.e. the customer will not receive a CVDS and production will begin immediately.