	SIGNAL	INPUT	OUTPUT	OE CTRLD BY	Emulating the	1022 card							
	0 5V		5511.51	oz omzo on		1022 00.0							
	1 5V												
	2 GND												
	3 GND												
	4 BFQ2	NOT USED	NOT USED		OC and ALWA	VC 9 signala dri	ven by one 74LVC2	45					
	5 BFQ1	NOT USED	NOT USED					45.					
		NOT USED				ed by a schottky							
	6 OUTIDENT		X	ALWAYS			nterrupt signal and t	nus save 4 signals.					
	7 INIDENT	X			INPUT control	8 signals driven	by one 74LVC245						
	8 OUTGRANT		X	ALWAYS									
	9 INGRANT	Х			EINPUT contro	ol 8 signals driver	n by one 74LVC245						
	D BD0	X	X	INPUT									
	1 IOXE	X			CONNECT cor	ntrols nOE for 10	o signals driven by t	vo 74LVC245					
	2 BD1	X	X	INPUT									
	3 BD2	Х	Х	INPUT				45 OE controlled by BUS THREES					
	4 BD3	X	X	INPUT	16 signals, BA	0-BA10, INIDEN	T, INGRANT, DMA	DATA READY, MASTER CLEAR, I	OXE always acti	ve input signals. nO	E tied to GND. Two	74LVC245	
1	5 BINPUT		X	CONNECT									
1	6 BD4	X	X	INPUT	Total 9 74LVC	245 to achieve le	evel conversion to 3.	3V					
1	7 BD5	X	X	INPUT									
1	BD6	X	X	INPUT	Total 66 signal	s							
1	MPX ADDRESS		х	CONNECT									
2	BD7	Х	Х	INPUT	Switches: 6 +	1 signals	10 signals	CAR and BA Sv	witches can be w	ritten by the STM32	F407 to a register in	the FPGA	
2	1 BD8	x	x	EINPUT									
	2 BD9	X	х	EINPUT	uP interface. N	fultiplexed A/D. 1	16 signals.						
	3 BCONNECT		х	CONNECT	Write strobe	Output Enable							
	4 BD10	X	x	EINPUT	ALE	Chip Select							
	5 BD11	х	х	EINPUT	20 signals								
	6 BD12	X	x	EINPUT	20 digitalo								
	7 INT 10		^	OC									
	B BD13	Х	Х	EINPUT	ITAG - 5 eigns	ale CIK 1 eignal	CONEIG DONE a	nd nCONFIG signal. Total 8 signals					
	9 BD14	X	X	EINPUT				atabus. Now we need 88 signals.					
		X	X	EINPUT		-		ers, INPUT, EINPUT and CONNEC	) T				
	D BD15	X	X	OC					١.				
	1 INT 11		Χ	00	Need one sign	ai to control the i	nput databus threes	tate.					
	2 BA0	X						" FD04					
	3 BA1				Grand total 97	signals. Remain:	s 4 unused signals i	n the FPGA					
	4 BA2	X											
	5 INT 12		X	OC									
	6 BA3	X											
	7 BA4	X											
3	B BA5	X											
3	9 INT 13		Х	OC									
4	BA6	X											
	1 BA7	X											
4	2 BA8	X											
4	3 INT 15		X	OC									
4	4 BA9	X											
4	5 BA10	X						STM32F407 INTERFACE					
4	6 BA11		х	CONNECT				74LVC OE SIGNALS					
	7 DMA REQUEST		x	OC				INPUT					
	B BA12		х	CONNECT				CONNECT					
	9 BA13		X	CONNECT				THREE-STATE INPUT AND INP	UT-SIGNAL OUT	TPUT CONROL			
	D BA14		X	CONNECT				THREE-STATE INPUT AND EIN					
	1 DMA DATA READY	x	^	3020.				OC OC					
	2 BA15		Х	CONNECT				OUTPUT					
	3 BA16		X	CONNECT				DATABUS IN ALWAYS ENABLE	D				
								DATABOS IN REWATS ENABLE	U				
	4 BA17	v	Х	CONNECT									
5	5 MASTER CLEAR	٨											
	OND												
9	6 GND 7 GND												

	99 5V										
	99 50										
1A	VREFB1N0	Ю			DIEEIO DY I 1	DIFFOUT_L1n	Low Speed	6 BA0			
1A	VREFB1N0	10					Low_Speed	7 BA1			
1A	VREFB1N0	10				DIFFOUT_L3n		8 BA2			
1A	VREFB1N0	10				DIFFOUT_L3p		10 BA3			
1A	VREFB1N0	10				DIFFOUT_L5n		11 BA4			
1A	VREFB1N0	10					Low_Speed	12 BA5			
1A	VREFB1N0	10				DIFFOUT_L3p		13 BA6			
1A	VREFB1N0	10				DIFFOUT_L7p		13 BA0 14 BA7			
1B	VREFB1N0	10		JTAGEN	DIFFIO_RX_L/	DIFFOUT_L/p	Low_speed	15 JTAG			
1B	VREFB1N0	10		TMS	DIEEIO BY L1	DIFFOUT_L11n	Low Speed	16 JTAG			
1B	VREFB1N0	10	VREFB1N0	TIVIS	DII 110_IXX_E1	DII I OOI_EIIII	Low_opeed	17 BA8			
1B	VREFB1N0	10	VKEFBINO	TCK	DIEEIO BY I 1	DIFFOUT_L11p	Low Spood	18 JTAG			
1B	VREFB1N0	10		TDI		DIFFOUT_L12n		19 JTAG			
1B	VREFB1N0	10		TDO		DIFFOUT_L12p		20 JTAG			
1B	VREFB1N0	10		100		DIFFOUT_L14n		21 BA9			
1B		10			_			22 BA10			
1B 1B	VREFB1N0 VREFB1N0	10	1			DIFFOUT_L14p DIFFOUT_L16n		22 BA10 24 BA11			
1B	VREFB1N0 VREFB1N0	10	1			DIFFOUT_L16n		25 BA12			
10	2 VREFB2N0	10	CLK0n			DIFFOUT_L18n		26 BA13			
	2 VREFB2N0	10	CLK0p			DIFFOUT_L18p		26 BA13 27 CLK			
	2 VREFB2N0	10	CLK0p CLK1n					28 BA14			
	2 VREFB2N0 2 VREFB2N0	10	CLK1n CLK1p			DIFFOUT_L20n DIFFOUT_L20p		28 BA14 29 BA15			
	2 VREFB2N0	10	VREFB2N0		DIFFIO_RX_L20	DIFFOUT_L20p	riigii_Speed	30 BA16			
	2 VREFB2N0	10	PLL_L_CLKOUT	[	DIEEIO BY L3	DIFFOUT_L27n	High Spood	32 BA17			
	2 VREFB2N0	10	PLL_L_CLKOUT			DIFFOUT_L27p		33 BD0 OUT			
	3 VREFB3N0	10	PLL_L_CLKOUT	Т		DIFFOUT_E27p		38 BD1 OUT			
	3 VREFB3N0	10				+		39 BD2 OUT			
	3 VREFB3N0	10				DIFFOUT_B1p DIFFOUT_B3n		41 BD3 OUT			
	3 VREFB3N0	10				DIFFOUT_B3p		43 BD4 OUT			
	3 VREFB3N0	10				DIFFOUT_B5n		44 BD5 OUT			
	3 VREFB3N0	10				DIFFOUT_B5p		45 BD6 OUT			
	3 VREFB3N0	10				DIFFOUT_B3p		46 BD7 OUT			
	3 VREFB3N0	10				DIFFOUT_B7p		47 BD8 OUT			
	3 VREFB3N0	10				DIFFOUT_B9n		50 BD9 OUT			
	3 VREFB3N0	10	VREFB3N0		DIITIO_IX_IXX	DII 1 001_B9II	riigii_opeeu	48 BD10 OUT			
	3 VREFB3N0	10	VINLIBOING		DIEEIO TY BY	DIFFOUT_B9p	High Speed	52 BD11 OUT			
	3 VREFB3N0	IO			Bii 110_1X_10X	Dii 1 001_B3p	riigii_opecu	54 BD12 OUT			
	3 VREFB3N0	IO			DIFFIO TX RX	DIFFOUT_B12n	High Speed	55 BD13 OUT			
	3 VREFB3N0	IO				DIFFOUT_B12p		56 BD14 OUT			
	3 VREFB3N0	10				DIFFOUT_B14n		57 BD15 OUT			
	3 VREFB3N0	10	1			DIFFOUT_B14p		58 BD0 IN			
	3 VREFB3N0	IO				DIFFOUT_B16n		59 BD1 IN			
	3 VREFB3N0	IO				DIFFOUT_B16p		60 BD2 IN			
	4 VREFB4N0	IO	VREFB4N0				· · · ·	61 BD3 IN			
	4 VREFB4N0	IO						62 BD4 IN			
	4 VREFB4N0	IO			DIFFIO_TX_RX	DIFFOUT_B23n	High_Speed	64 BD5 IN			
	4 VREFB4N0	IO				DIFFOUT_B23p		65 BD6 IN			
	4 VREFB4N0	IO						66 BD7 IN			
	4 VREFB4N0	Ю			DIFFIO_TX_RX	DIFFOUT_B27n	High_Speed	69 BD8 IN			
	4 VREFB4N0	Ю				DIFFOUT_B27p		70 BD9 IN			
	5 VREFB5N0	IO				DIFFOUT_R1p		75 BD10 IN			
	5 VREFB5N0	IO				DIFFOUT_R2p		74 BD11 IN			
	5 VREFB5N0	IO				DIFFOUT_R1n		77 BD12 IN			
	5 VREFB5N0	IO				DIFFOUT_R2n		76 BD13 IN			
	5 VREFB5N0	IO				DIFFOUT_R7p		79 BD14 IN			
	5 VREFB5N0	IO					<u> </u>	78 BD15 IN			
	5 VREFB5N0	IO			DIFFIO_RX R7	DIFFOUT_R7n	High_Speed	81 OUTIDENT			
	5 VREFB5N0	IO	VREFB5N0					80 INIDENT			
	-1 20110	1	1								

5 VREFB5N0	IO			DIFFIO_RX_R1	DIFFOUT_R10p	High_Speed	85 OUTGRANT	T C
5 VREFB5N0	IO			DIFFIO_RX_R1	DIFFOUT_R11p	High_Speed	84 INGRANT	
5 VREFB5N0	10			DIFFIO_RX_R1	DIFFOUT_R10n	High_Speed	87 IOXE	
5 VREFB5N0	IO				DIFFOUT_R11n		86 BINPUT	
6 VREFB6N0	IO	CLK2p			DIFFOUT_R14p		88 MPX ADDRES	RESS
6 VREFB6N0	10	CLK2n			DIFFOUT_R14n		89 BCONNECT	
6 VREFB6N0	10	CLK3p			DIFFOUT_R16p		90 MASTER CLE	
		<del> </del>						
6 VREFB6N0	IO	CLK3n			DIFFOUT_R16n		91 DMA REQUE	
6 VREFB6N0	Ю				DIFFOUT_R18p		92 DMA DATA R	READY
6 VREFB6N0	Ю			DIFFIO_RX_R1	DIFFOUT_R18n	High_Speed	93 AD0	
6 VREFB6N0	Ю	DPCLK3		DIFFIO_RX_R2	DIFFOUT_R26p	High_Speed	96 AD1	
6 VREFB6N0	IO	VREFB6N0					97 AD2	
6 VREFB6N0	IO	DPCLK2		DIFFIO_RX_R2	DIFFOUT_R26n	High_Speed	98 AD3	
6 VREFB6N0	IO			DIFFIO_RX_R2	DIFFOUT_R27p	High_Speed	99 AD4	
6 VREFB6N0	IO			DIFFIO RX R2	DIFFOUT_R28p	High Speed	100 AD5	
6 VREFB6N0	IO				DIFFOUT_R27n		101 AD6	
6 VREFB6N0	10				DIFFOUT_R28n		102 AD7	
6 VREFB6N0	10				DIFFOUT_R33p		105 AD8	
					+			
6 VREFB6N0	10				DIFFOUT_R33n		106 AD9	
7 VREFB7N0	IO				DIFFOUT_T1p		110 AD10	
7 VREFB7N0	Ю			DIFFIO_RX_T1r	DIFFOUT_T1n	High_Speed	111 AD11	
7 VREFB7N0	Ю	VREFB7N0					112 AD12	
7 VREFB7N0	IO						113 AD13	
7 VREFB7N0	IO						114 AD14	
7 VREFB7N0	IO			DIFFIO_RX_T10	DIFFOUT_T10p	High_Speed	118 AD15	
7 VREFB7N0	IO				DIFFOUT_T10n		119 nADS	
8 VREFB8N0	Ю				DIFFOUT_T16p		120 nOE	
8 VREFB8N0	10		DEV_CLRn		DIFFOUT_T16n		121 nWE	
8 VREFB8N0	10		DEV_CERTI	DII 110_IXX_110	DII 1 001_110II	Low_opeed	122 nCE	
		VREFB8N0	DEV_OE				123 INPUT	
8 VREFB8N0	IO	VKEFB8NU	2011512 251					
8 VREFB8N0	Ю		CONFIG_SEL				126 EINPUT	
8 VREFB8N0	IO			DIFFIO_RX_T19	DIFFOUT_T19p	Low_Speed	124 CONNECT	
8 VREFB8N0	Input_only		nCONFIG				129 nCONFIG	
8 VREFB8N0	10			DIFFIO_RX_T19	DIFFOUT_T19n	Low_Speed	127 INT11	
8 VREFB8N0	IO			DIFFIO_RX_T20	DIFFOUT_T20p	Low_Speed	130 INT12	
8 VREFB8N0	IO			DIFFIO_RX_T20	DIFFOUT_T20n	Low_Speed	131 INT13	
8 VREFB8N0	Ю			DIFFIO RX T22	DIFFOUT_T22p	Low Speed	132 INT14	
8 VREFB8N0	IO		CRC_ERROR		DIFFOUT_T22n		134 INT15	
8 VREFB8N0	IO		_				135	
8 VREFB8N0	IO		nSTATUS	DIEEIO DY T2/	DIFFOUT_T24p	Low Speed	136	
	10							NIE NIE
8 VREFB8N0			CONF_DONE		DIFFOUT_T24n		138 CONF_DONE	NE
8 VREFB8N0	IO		-		DIFFOUT_T26p		140	
8 VREFB8N0	Ю			DIFFIO_RX_T26	DIFFOUT_T26n	Low_Speed	141	
	GND						3	
	GND						4	
	GND						95	
	GND						83	
	GND						68	
	GND						63	
	GND						53	
	GND						42	
					-			
	GND		-	1	-		142	
	GND			1			137	
	GND			1			133	
	GND						125	
	GND						116	
			_		T		104	
	GND					1	104	
	_						9	
	VCCIO1A						9	
	_							

	1		1			_				
	VCCIO3					19				
	VCCIO3				'	10				
	VCCIO4					67				
	VCCIO5					32				
	VCCIO6					94				
	VCCIO6				10					
	VCCIO7				1	_				
	VCCIO8				1;	_				
	VCCIO8				12					
	VCCA1				;	35				
	VCCA2					34				
	VCCA3					5				
	VCCA3				10	_				
	VCCA4				14					
	VCCA5					11				
						_				
	VCCA6					2				
	VCC_ONE					73				
	VCC_ONE					72				
	VCC_ONE					51				
	VCC_ONE				;	37				
	VCC_ONE				- ;	36				
	VCC_ONE				14					
	VCC_ONE		1		1	_				
	VCC_ONE		+ +		10					
	VCC_ONE VCC_ONE		+ +		10					
			+							
	VCC_ONE					1				
Altera MAX 10	10M04SCE144C8G	4k LE	9.72 Euro	1LE is one	LUT and one bit regi	ster				
	10M02SCE144C8G	2k LE	6.27 Euro							
	10M08SCE144C8G	8k LE	14.84 Euro							
PSU 3.3V	TPS54229_PDSO-8	TPS54229DDAR	1.35 Euro							
CONF_DONE LED driver	DMN65D8L	DMN65D8LQ-7								
50 MHz oscillator	ASDMB-50MHz	ASDMB-50.000M		Registers	noodod					
	ASDIVIB-SUVINZ	AODIND-30.000N	1,05 euro	Registers	neeueu					
8 MHz kristall										
USB	USB kontakt.				ress Register I	BAR	16 bits			
JTAG - FPGA					ress Register II		16 bits	Max 823 cylind	ers. But maybe all bits are tested by	test programs?
JTAG - STM32				Status Reg	gister		16 bits			
Serieport TX/RX				Control We	ord		16 bits			
Serial SPI FLASH for configura	ation storage	AT25DN256-SSH	HF 0,255 Euro	Read Seel			15 bits			
. 0.	ŭ			ECC coun			14 bits	A sector is 819	2 bits + 56 bit ECC	
								300101 13 0 13		
STM32F407VET6			9.67 Furo				12 hite			
STM32F407VET6			9.67 Euro		rn register		12 bits			
STM32F407VET6			9.67 Euro	ECC contr	ol		3 bits	Me:: 40 1	- Oly data	
STM32F407VET6			9.67 Euro		ol		3 bits 14 bits	Max 18 sectors	s = 9 k data	
STM32F407VET6			9.67 Euro	ECC contr	ol		3 bits	Max 18 sectors	s = 9 k data	
STM32F407VET6			9.67 Euro	ECC contr Word Coul	ol nt		3 bits 14 bits	Max 18 sectors	s = 9 k data	
STM32F407VET6			9.67 Euro	ECC contr Word Coul	ol	ough.	3 bits 14 bits	Max 18 sectors	s = 9 k data	
STM32F407VET6			9.67 Euro	ECC contr Word Coul	ol nt	ough.	3 bits 14 bits	Max 18 sectors	s = 9 k data	
STM32F407VET6			9.67 Euro	ECC contr Word Coul	ol nt PGA is more than en	ough.	3 bits 14 bits	Max 18 sectors	s = 9 k data	
STM32F407VET6			9.67 Euro	ECC contr Word Coul Smallest F	ol nt PGA is more than en		3 bits 14 bits Summa 122 bits	Max 18 sectors	s = 9 k data	
STM32F407VET6			9.67 Euro	ECC contr Word Coul Smallest F	PGA is more than en		3 bits 14 bits Summa 122 bits  CWR bit 15 = 1			
STM32F407VET6			9.67 Euro	ECC contr Word Cour  Smallest F  ECC Disk  IOX 1540	PGA is more than en  CWR bit 15=0  READ CORE	ADDRESS	3 bits 14 bits Summa 122 bits  CWR bit 15 = 1  READ CORE ADDRESS	In the 1096 mc	dule. Not needed.	
STM32F407VET6			9.67 Euro	ECC contr Word Coul Smallest F ECC Disk IOX 1540 IOX 1541	PGA is more than en  CWR bit 15=0  READ CORE LOAD CORE	ADDRESS ADDRESS	3 bits 14 bits Summa 122 bits  CWR bit 15 = 1  READ CORE ADDRESS LOAD CORE ADDRESS	In the 1096 mc	dule. Not needed. dule. Not needed.	
STM32F407VET6			9.67 Euro	ECC contr Word Coul Smallest F ECC Disk IOX 1540 IOX 1541 IOX 1541	PGA is more than en  CWR bit 15=0  READ CORE LOAD CORE READ SEEK (	ADDRESS ADDRESS CONDITION	3 bits 14 bits Summa 122 bits  CWR bit 15 = 1 READ CORE ADDRESS LOAD CORE ADDRESS READ ECC COUNT	In the 1096 mc	dule. Not needed. dule. Not needed.	
STM32F407VET6			9.67 Euro	ECC contr Word Coul Smallest F ECC Disk IOX 1540 IOX 1541 IOX 1542 IOX 1543	PGA is more than en  CWR bit 15=0  READ CORE LOAD CORE READ SEEK C LOAD BLOCK	ADDRESS ADDRESS CONDITION ADDR I	3 bits 14 bits Summa 122 bits  CWR bit 15 = 1 READ CORE ADDRESS LOAD CORE ADDRESS READ ECC COUNT LOAD BLOCK ADDR II	In the 1096 mc	dule. Not needed. dule. Not needed.	
STM32F407VET6			9.67 Euro	ECC contr Word Coul Smallest F ECC Disk IOX 1540 IOX 1541 IOX 1542 IOX 1543 IOX 1543	PGA is more than en  CWR bit 15=0  READ CORE.  LOAD CORE.  LEAD SEEK C.  LOAD BLOCK.  READ STATU	ADDRESS ADDRESS CONDITION ADDR I S REGISTER	3 bits 14 bits Summa 122 bits  CWR bit 15 = 1 READ CORE ADDRESS LOAD CORE ADDRESS READ ECC COUNT LOAD BLOCK ADDR II READ ECC PATTERN	In the 1096 mc	dule. Not needed. dule. Not needed.	
STM32F407VET6			9.67 Euro	ECC contr Word Coul Smallest F ECC Disk IOX 1540 IOX 1541 IOX 1542 IOX 1543 IOX 1544 IOX 1544	PGA is more than en  CWR bit 15=0  READ CORE. LOAD CORE. READ SEE ( LOAD BLOCK  READ STATU LOAD CONTF	ADDRESS ADDRESS CONDITION ADDR I S REGISTER OOL WORD	3 bits 14 bits Summa 122 bits  CWR bit 15 = 1  READ CORE ADDRESS LOAD CORE ADDRESS READ ECC COUNT LOAD BLOCK ADDR II  READ ECC PATTERN LOAD ECC CONTROL	In the 1096 mc In the 1096 mc Is ECC really n	dule. Not needed. dule. Not needed. ecessary?	
STM32F407VET6			9.67 Euro	ECC contr Word Coul Smallest F ECC Disk IOX 1540 IOX 1541 IOX 1542 IOX 1543 IOX 1543	PGA is more than en  CWR bit 15=0  READ CORE.  LOAD CORE.  LEAD SEEK C.  LOAD BLOCK.  READ STATU	ADDRESS ADDRESS CONDITION ADDR I S REGISTER OOL WORD	3 bits 14 bits Summa 122 bits  CWR bit 15 = 1 READ CORE ADDRESS LOAD CORE ADDRESS READ ECC COUNT LOAD BLOCK ADDR II READ ECC PATTERN	In the 1096 mc In the 1096 mc Is ECC really n	dule. Not needed. dule. Not needed.	
STM32F407VET6			9.67 Euro	ECC contr Word Coul Smallest F ECC Disk IOX 1540 IOX 1541 IOX 1542 IOX 1543 IOX 1544 IOX 1544	PGA is more than en  CWR bit 15=0  READ CORE. LOAD CORE. READ SEE ( LOAD BLOCK  READ STATU LOAD CONTF	ADDRESS ADDRESS CONDITION ADDR I S REGISTER COL WORD ADDRESS I	3 bits 14 bits Summa 122 bits  CWR bit 15 = 1  READ CORE ADDRESS LOAD CORE ADDRESS READ ECC COUNT LOAD BLOCK ADDR II  READ ECC PATTERN LOAD ECC CONTROL	In the 1096 mc In the 1096 mc Is ECC really n	dule. Not needed. dule. Not needed. ecessary?	

							Big Disk			It doesn't make	sense to have t	ne trouble with the E	CC diek2		
							DIG DISK			it doesn't make	sense to nave ti	ie trouble with the E	CC disk?		
							IOX 1540	READ CORE A	DDDEGG						
							IOX 1540	LOAD CORE A							
							IOX 1541				12 bits				
							IOX 1542 IOX 1543	READ SEEK C			16 bits				
								LOAD BLOCK				D. d.b			
							IOX 1544	READ STATUS			15 bits	But how many of	the error bits are	e needed?	
							IOX 1545	LOAD CONTRO			16 bits				
							IOX 1546	READ BLOCK				Read back block		node	
							IOX 1547	LOAD WORD (	COUNT REGISTER	₹	13 bits	Max 8k words tra	inster		
											Sum 72 bits				
Programmed	110														
3 bit IO addres	ss base register														
	is matched against BA3			ONNECT is set I	OW. If BA0 is LO	OW then also INF	UT is set LOW ar	nd enable MD0-MD	15 on the databus.	BA0-BA2 selects	s the register to	be gated on MD0-MI	D15 OUT signals		
INPUT signal	gates the CLK pulse to s	store data into sele	ected register.												
Possible need	to synchronize the BD0	/BD15 data inputs	with a 16 bit buffe	er register clocke	ed by main clock.										
DMA															
From Device t	to Memory														
STM32F407 w	writes WC counter with the	ne amount of data	to transfer. A dire	ction register set	to high indicate	the transfer goes	from device to me	emory. As soon as t	he WC is written the	ne write buffer en	npty status is set	t.			
STM32F407 w	writes to buffer register.	This will clear the	write buffer empty	status. This also	set the DMA RE	QUEST flip-flop a	and a DMA reque	st signal is generate	ed IF WC register is	s non-zero					
IF INGRANT a	active AND DMA REQUI	EST flip-flp is INA	CTIVE then enable	e OUTGRAN sig	nal										
	active AND DMA REQUI														
IF INGRANT a		EST flip-flp is ACT	IVE then set CON												
IF INGRANT a Enable BA11-	active AND DMA REQUI	EST flip-flp is ACT Sate CAR register	TVE then set CON on BA11-BA14.												
IF INGRANT a Enable BA11-	active AND DMA REQUI BA14 on address bus. G	EST flip-flp is ACT Sate CAR register	TVE then set CON on BA11-BA14.												
IF INGRANT a Enable BA11-	active AND DMA REQUI BA14 on address bus. G	EST flip-flp is ACT Sate CAR register	TVE then set CON on BA11-BA14.												
IF INGRANT a Enable BA11-l Enable MD0-N	active AND DMA REQUI BA14 on address bus. G MD15 on databus. GATE	EST flip-flp is ACT Sate CAR register	TVE then set CON on BA11-BA14.												
IF INGRANT a Enable BA11-l Enable MD0-N	active AND DMA REQUI BA14 on address bus. G MD15 on databus. GATE	EST flip-flp is ACT Sate CAR register	TVE then set CON on BA11-BA14.												
IF INGRANT a Enable BA11-l Enable MD0-N	active AND DMA REQUI BA14 on address bus. G MD15 on databus. GATE	EST flip-flp is ACT Sate CAR register	TVE then set CON on BA11-BA14.												
IF INGRANT a Enable BA11-l Enable MD0-N	active AND DMA REQUI BA14 on address bus. G MD15 on databus. GATE	EST flip-flp is ACT Sate CAR register	TVE then set CON on BA11-BA14.												
IF INGRANT a Enable BA11-l Enable MD0-N	active AND DMA REQUI BA14 on address bus. G MD15 on databus. GATE	EST flip-flp is ACT Sate CAR register	TVE then set CON on BA11-BA14.												
IF INGRANT a Enable BA11-I Enable MD0-N	active AND DMA REQUI BA14 on address bus. G MD15 on databus. GATE	EST flip-flp is ACT Sate CAR register	TVE then set CON on BA11-BA14.												
IF INGRANT a Enable BA11-I Enable MD0-N	active AND DMA REQUI BA14 on address bus. G MD15 on databus. GATE	EST flip-flp is ACT Sate CAR register	TVE then set CON on BA11-BA14.												
IF INGRANT a Enable BA11-I Enable MD0-N	active AND DMA REQUI BA14 on address bus. G MD15 on databus. GATE	EST flip-flp is ACT Sate CAR register	TVE then set CON on BA11-BA14.												
IF INGRANT a	active AND DMA REQUI BA14 on address bus. G MD15 on databus. GATE	EST flip-flp is ACT Sate CAR register	TVE then set CON on BA11-BA14.												
F INGRANT a	active AND DMA REQUI BA14 on address bus. G MD15 on databus. GATE	EST flip-flp is ACT Sate CAR register	TVE then set CON on BA11-BA14.												
F INGRANT a Enable BA11-1 Enable MD0-A From Memory	active AND DMA REQUI BA14 on address bus. C MD15 on databus. GATE t to Device	EST flip-flp is ACT Sate CAR register data buffer onto	IVE then set CON on BA11-BA14. MD0-MD15												
F INGRANT a  Fanable BA11-1  Fanable MD0-N  From Memory  Interrupt  Why is the 6 be	active AND DMA REQUI BA14 on address bus. G MD15 on databus. GATE  t to Device	EST flip-flp is ACT sate CAR register data buffer onto	IVE then set CON on BA11-BA14. MD0-MD15	INECT signal LC	W.	, an interrupt									
F INGRANT a Enable BA11-I Enable MD0-N From Memory  Interrupt  Why is the 6 b	active AND DMA REQUI BA14 on address bus. C MD15 on databus. GATE t to Device	EST flip-flp is ACT sate CAR register data buffer onto	IVE then set CON on BA11-BA14. MD0-MD15	INECT signal LC	W.	v an interrupt.									
F INGRANT a Enable BA11-I Enable MD0-N From Memory  Interrupt  Why is the 6 b	active AND DMA REQUI BA14 on address bus. G MD15 on databus. GATE  t to Device	EST flip-flp is ACT sate CAR register data buffer onto	IVE then set CON on BA11-BA14. MD0-MD15	INECT signal LC	W.	y an interrupt.			Programmakla i	nternint request	evel will require	a 4 hit interrunt leve	register		
F INGRANT a Enable BA11-I Enable MD0-N From Memory  nterrupt  Why is the 6 b 3A0-BA5	active AND DMA REQUI BA14 on address bus. G MD15 on databus. GATE to Device  to Device  bit code in the IDENT ins Give a coded value to	EST flip-flp is ACT sate CAR register data buffer onto the care of	IVE then set CON on BA11-BA14. MD0-MD15	INECT signal LC	W.	v an interrupt.			-			a 4 bit interrupt leve	register		
F INGRANT a Enable BA11-I Enable MD0-N From Memory  Interrupt  Why is the 6 b BA0-BA5  Instruction	active AND DMA REQUI BA14 on address bus. G MD15 on databus. GATE  to Device  to Device  bit code in the IDENT ins Give a coded value to Code	EST flip-flp is ACT sate CAR register data buffer onto truction so weird? For the external into 5 LSB bits	IVE then set CON on BA11-BA14. MD0-MD15	INECT signal LC	W.	an interrupt.			Writing this regis	ster will start the i	nterrupt sequen	ce.	_		
F INGRANT a Enable BA11-I Enable MDO-N From Memory  Interrupt Why is the 6 b 3A0-BA5 Instruction DENT PL10	active AND DMA REQUI BA14 on address bus. G MD15 on databus. GATE  t to Device  bit code in the IDENT ins Give a coded value 1  Code  143604	EST flip-flp is ACT sate CAR register data buffer onto truction so weird? for the external int 5 LSB bits 4 0 0 0 1 0 0	IVE then set CON on BA11-BA14. MD0-MD15	INECT signal LC	W.	y an interrupt.			Writing this regis	ster will start the i	nterrupt sequen		_		
IF INGRANT a Enable BA11-I Enable MD0-M From Memory  Interrupt Why is the 6 b BA0-BA5  Instruction IDENT PL10 IDENT PL10	active AND DMA REQUI BA14 on address bus. G MD15 on databus. GATE  / to Device  bit code in the IDENT ins Give a coded value t  Code 143604 143611	EST flip-flp is ACT sate CAR register data buffer onto truction so weird? for the external int 5 LSB bits 4 0 0 0 1 0 0 1 0 0 1 0 0 1	IVE then set CON on BA11-BA14. MD0-MD15	INECT signal LC	W.	an interrupt.			Writing this register p	ster will start the i	nterrupt sequence	ce. sent back is required		I INDIT and COMPLET	
IF INGRANT a Enable BA11-I Enable MD0-N From Memory  Interrupt	active AND DMA REQUI BA14 on address bus. G MD15 on databus. GATE  to Device  to Device  bit code in the IDENT ins    Give a coded value 1  Code  143604 143611 143622	EST flip-flp is ACT sate CAR register data buffer onto truction so weird? for the external int 5 LSB bits 4 0 0 0 1 0 0	IVE then set CON on BA11-BA14. MD0-MD15	INECT signal LC	W.	/ an interrupt.			Writing this regist A 8 bit register p When INIDENT	ster will start the i rovidning the IDE is LOW AND BA	interrupt sequence ENT code to be sequence 2-BA5 is matching	ce. sent back is required	JQEST LEVEL ar	n INPUT and CONNECT BD0-BD7 bus driver.	signal is generated.

	The four MSB here seems to ma	ap to the interrupt level	When INIDENT is received LOW and BA2-BA5 is NOT matching OUTIDENT is LOW.	
	But what is the reason for the 2	LSB bits?		
	I/O manual say "Count-code"			
	Could it be two ways of telling e	xactly the same thing? The two lower bits is a binary	code for interrupt level.	
	The 1022 module only makes us	se of a single bit, BA3 corresponding to the INT 11.		
Configuring the FPGA				
	be configured through the JTAG port or f			
	·	and use this as configuration information.		
FPGA JTAG port of board is par	rallell to the with the STM32.			
JTAG ports				
Two JTAG ports. One for FPGA	and one for CTM22			
TWO TIAG PORS. One for FPGA	and one for STW32.			
FPGA config from STM32				
T F GA COINING ITOM ST MISE				
https://www.intel.com/content/w	ww/us/en/programmable/support/suppor	t-resources/support-centers/devices/cfg-index/cfg-jt	h bird	
integration in the integral in	do.ep. eg. aidbie/support/support	Treesarces support services devices dig indexion ju		
Jam STAPL player	Reads .jam or .jbc files.			
JRunner	Reads .cdf and .rbf files.	https://github.com/RichardPlunkett/jrunner-beagl	2000	