

PIN	SIGNAL	INPUT	OUTPUT	OE CTRLD BY	
0	5V				
1	5V				
2	GND				
3	GND				
4	BFQ2	NOT USED	NOT USED		OC and ALWAYS, 8 signals driven by one 74LVC245.
5	BFQ1	NOT USED	NOT USED		OC implemented by a schottky diode
6	OUTIDENT		X	ALWAYS	Maybe we could use only one interrupt signal and thus save 4 signals.
7	INIDENT	X			INPUT control 8 signals driven by one 74LVC245
8	OUTGRANT		X	ALWAYS	
9	INGRANT	X			EINPUT control 8 signals driven by one 74LVC245
10	BD0	X	X	INPUT	
11	IOXE	X			CONNECT controls nOE for 10 signals driven by two 74LVC245
12	BD1	X	X	INPUT	
13	BD2	X	X	INPUT	16 Databus signals level converted by two 74LVC245 OE controlled by BUS THREESTATE signal
14	BD3	X	X	INPUT	16 signals, BA0-BA10, INIDENT, INGRANT, DMA DATA READY, MASTER CLEAR, IOXE always active input signals. nOE tied to GND. Two 74LVC245
15	BINPUT		X	CONNECT	
16	BD4	X	X	INPUT	Total 9 74LVC245 to achieve level conversion to 3.3V
17	BD5	X	X	INPUT	
18	BD6	X	X	INPUT	Total 66 signals
19	MPX ADDRESS		X	CONNECT	
20	BD7	X	X	INPUT	Switches: 6 + 4 signals 40 signals CAR and BA Switches can be written by the STM32F407 to a register in the FPGA
21	BD8	X	X	EINPUT	
22	BD9	X	X	EINPUT	uP interface. Multiplexed A/D. 16 signals.
23	BCONNECT		X	CONNECT	Write strobe Output Enable
24	BD10	X	X	EINPUT	ALE Chip Select
25	BD11	X	X	EINPUT	20 signals
26	BD12	X	X	EINPUT	
27	INT 10			OC	
28	BD13	X	X	EINPUT	JTAG - 5 signals, CLK 1 signal, CONFIG_DONE and nCONFIG signal. Total 8 signals
29	BD14	X	X	EINPUT	FPGA has 101 signals - need to use a three state databus. Now we need 88 signals.
30	BD15	X	X	EINPUT	Need three signals to control output three state drivers, INPUT, EINPUT and CONNECT.
31	INT 11	X	X	OC	Need one signal to control the input databus threestate.
32	BA0	X			
33	BA1	X			
34	BA2	X			
35	INT 12		X	OC	
36	BA3	X			
37	BA4	X			
38	BA5	X			
39	INT 13		X	OC	
40	BA6	X			
41	BA7	X			
42	BA8	X			
43	INT 15		X	OC	
44	BA9	X			
45	BA10	X			
46	BA11		X	CONNECT	
47	DMA REQUEST		X	OC	
48	BA12		X	CONNECT	
49	BA13		X	CONNECT	
50	BA14		X	CONNECT	
51	DMA DATA READY	X			
52	BA15		X	CONNECT	
53	BA16		X	CONNECT	
54	BA17		X	CONNECT	
55	MASTER CLEAR	X			
96	GND				
97	GND				
98	5V				

[illegible]

5	VREFB5N0	IO			DIFFIO_RX_R10	DIFFOUT_R10p	High_Speed	85	OUTGRANT
5	VREFB5N0	IO			DIFFIO_RX_R11	DIFFOUT_R11p	High_Speed	84	INGRANT
5	VREFB5N0	IO			DIFFIO_RX_R10	DIFFOUT_R10n	High_Speed	87	IOXE
5	VREFB5N0	IO			DIFFIO_RX_R11	DIFFOUT_R11n	High_Speed	86	BINPUT
6	VREFB6N0	IO	CLK2p		DIFFIO_RX_R14	DIFFOUT_R14p	High_Speed	88	MPX ADDRESS
6	VREFB6N0	IO	CLK2n		DIFFIO_RX_R14	DIFFOUT_R14n	High_Speed	89	BCONNECT
6	VREFB6N0	IO	CLK3p		DIFFIO_RX_R16	DIFFOUT_R16p	High_Speed	90	MASTER CLEAR
6	VREFB6N0	IO	CLK3n		DIFFIO_RX_R16	DIFFOUT_R16n	High_Speed	91	DMA REQUEST
6	VREFB6N0	IO			DIFFIO_RX_R18	DIFFOUT_R18p	High_Speed	92	DMA DATA READY
6	VREFB6N0	IO			DIFFIO_RX_R18	DIFFOUT_R18n	High_Speed	93	AD0
6	VREFB6N0	IO	DPCLK3		DIFFIO_RX_R26	DIFFOUT_R26p	High_Speed	96	AD1
6	VREFB6N0	IO	VREFB6N0					97	AD2
6	VREFB6N0	IO	DPCLK2		DIFFIO_RX_R26	DIFFOUT_R26n	High_Speed	98	AD3
6	VREFB6N0	IO			DIFFIO_RX_R27	DIFFOUT_R27p	High_Speed	99	AD4
6	VREFB6N0	IO			DIFFIO_RX_R28	DIFFOUT_R28p	High_Speed	100	AD5
6	VREFB6N0	IO			DIFFIO_RX_R27	DIFFOUT_R27n	High_Speed	101	AD6
6	VREFB6N0	IO			DIFFIO_RX_R28	DIFFOUT_R28n	High_Speed	102	AD7
6	VREFB6N0	IO			DIFFIO_RX_R33	DIFFOUT_R33p	High_Speed	105	AD8
6	VREFB6N0	IO			DIFFIO_RX_R33	DIFFOUT_R33n	High_Speed	106	AD9
7	VREFB7N0	IO			DIFFIO_RX_T1p	DIFFOUT_T1p	High_Speed	110	AD10
7	VREFB7N0	IO			DIFFIO_RX_T1n	DIFFOUT_T1n	High_Speed	111	AD11
7	VREFB7N0	IO	VREFB7N0					112	AD12
7	VREFB7N0	IO						113	AD13
7	VREFB7N0	IO						114	AD14
7	VREFB7N0	IO			DIFFIO_RX_T10	DIFFOUT_T10p	High_Speed	118	AD15
7	VREFB7N0	IO			DIFFIO_RX_T10	DIFFOUT_T10n	High_Speed	119	nADS
8	VREFB8N0	IO			DIFFIO_RX_T16	DIFFOUT_T16p	Low_Speed	120	nOE
8	VREFB8N0	IO		DEV_CLRn	DIFFIO_RX_T16	DIFFOUT_T16n	Low_Speed	121	nWE
8	VREFB8N0	IO		DEV_OE				122	nCE
8	VREFB8N0	IO	VREFB8N0					123	INPUT
8	VREFB8N0	IO		CONFIG_SEL				126	EINPUT
8	VREFB8N0	IO			DIFFIO_RX_T19	DIFFOUT_T19p	Low_Speed	124	CONNECT
8	VREFB8N0	Input_only		nCONFIG				129	nCONFIG
8	VREFB8N0	IO			DIFFIO_RX_T19	DIFFOUT_T19n	Low_Speed	127	INT11
8	VREFB8N0	IO			DIFFIO_RX_T20	DIFFOUT_T20p	Low_Speed	130	INT12
8	VREFB8N0	IO			DIFFIO_RX_T20	DIFFOUT_T20n	Low_Speed	131	INT13
8	VREFB8N0	IO			DIFFIO_RX_T22	DIFFOUT_T22p	Low_Speed	132	INT14
8	VREFB8N0	IO		CRC_ERROR	DIFFIO_RX_T22	DIFFOUT_T22n	Low_Speed	134	INT15
8	VREFB8N0	IO						135	
8	VREFB8N0	IO		nSTATUS	DIFFIO_RX_T24	DIFFOUT_T24p	Low_Speed	136	
8	VREFB8N0	IO		CONF_DONE	DIFFIO_RX_T24	DIFFOUT_T24n	Low_Speed	138	CONF_DONE
8	VREFB8N0	IO			DIFFIO_RX_T26	DIFFOUT_T26p	Low_Speed	140	
8	VREFB8N0	IO			DIFFIO_RX_T26	DIFFOUT_T26n	Low_Speed	141	
		GND						3	
		GND						4	
		GND						95	
		GND						83	
		GND						68	
		GND						63	
		GND						53	
		GND						42	
		GND						142	
		GND						137	
		GND						133	
		GND						125	
		GND						116	
		GND						104	
		VCCIO1A						9	
		VCCIO1B						23	
		VCCIO2						31	

[illegible]

[illegible]

	<p>The four MSB here seems to map to the interrupt level</p> <p>But what is the reason for the 2 LSB bits?</p> <p>I/O manual say "Count-code"</p> <p>Could it be two ways of telling exactly the same thing? The two lower bits is a binary code for interrupt level.</p> <p>The 1022 module only makes use of a single bit, BA3 corresponding to the INT 11.</p>	When INIDENT is received LOW and BA2-BA5 is NOT matching OUTIDENT is LOW.
Configuring the FPGA		
<p>The FPGA shall be possible to be configured through the JTAG port or from the STM32 microprocessor.</p> <p>The STM32 reads a bitstream file from the SD card FATFS file system and use this as configuration information.</p> <p>FPGA JTAG port of board is parallel to the with the STM32.</p>		
JTAG ports		
Two JTAG ports. One for FPGA and one for STM32.		
FPGA config from STM32		
https://www.intel.com/content/www/us/en/programmable/support/support-resources/support-centers/devices/cfg-index/cfg-jtag.html		
Jam STAPL player	Reads .jam or .jbc files.	
JRunner	Reads .cdf and .rbf files.	https://github.com/RichardPlunkett/jrunner-beaglebone