RAM 1

Address

Sw 1

Special 1 off 2 on

Normal 1 on 2 off

High Low Select Inhibits RAS to Byte Not Selected Data Bits Not Routed



RAM2



RAM_ALE
42
U36
RAM_ALE
U13-123
SELECTED
U28
S22
40
ϕ2
46
U54
ϕ2_B
U47
00
1K0
1S of ALL DRAM CAS
68pF
GND
1K0
32
U47-3
U11Q2
U10Q
U49
LS27
U49-8
ROW_EN
U35
S02
+5
1K0
RP1-3
U27
LS112
U27-9
U18NQ2
U48
S10
U36
1K0
RP1-1
ROW_EN
U19
LS00
U35-1
U48
S10
ROW_EN
U49
LS27
WRT
44
+5V
1K0
RP1-3
U27
LS112
U19
LS00
U47
00
Pin 3 All DRAM WE
SELECTED
U18NQ2
U48
S10
RFSH_EN
U11Q2
RAM_ALE
U49
LS27
+5
1K0
U11
LS112
U11Q1
ϕ2_B
1K0
RFSH_EN
U35-1
U28
S22
U19
LS00
U19-3
U19
LS00
U18NQ2
+5
1K0
1000pF
+5
14K7
U10
LS122
1K0
U10Q
U10NQ
U36
1K0
+5V
U11
LS112
U11Q2
1K0

RAM3



U5-6
SELECTED
U5-10
U5-4
U5-12
U1 LS02
U12 7451
U20 7451
RAS High Byte Low Bank
RAS Low Byte Low Bank
RAS High Byte High Bank
RAS Low Byte High Bank
U35-1
U18Q2
U18NQ2
U19-3
COUNT
U11Q1
U11Q2
U26 LS112
U18 LS112
U35 LS02
RAM_AEN
42
U10NQ
U10Q
Φ2
Φ2_B
U49-9
U27-9
U36
46
1KΩ PUP
+5V
PR
CLR
CK
J
K
Q

RAM4


Dout 15&17
Dout 21&23
Dout 22&24
Dout 14&16
Dout 7&9
Dout 6&8
U33 LS367
2
4
6
10
12
14
3
5
7
9
11
13
1
15
14
15
16
13
12
11
$\overline{\text{IDA9}}$
$\overline{\text{IDA2}}$
$\overline{\text{IDA10}}$
$\overline{\text{IDA1}}$
$\overline{\text{IDA8}}$
$\overline{\text{IDA0}}$
Dout 38&40
Dout 42&44
Dout 43&45
Dout 37&39
Dout 30&32
Dout 29&31
U34 LS367
2
4
6
10
12
14
3
5
7
9
11
13
1
15
20
21
22
19
18
17
$\overline{\text{IDA12}}$
$\overline{\text{IDA5}}$
$\overline{\text{IDA13}}$
$\overline{\text{IDA4}}$
$\overline{\text{IDA11}}$
$\overline{\text{IDA3}}$
Dout 55&57
Dout 51&53
Dout 56&58
Dout 50&52
U54 LS367
2
4
6
10
3
5
7
9
1
25
24
26
23
$\overline{\text{IDA7}}$
$\overline{\text{IDA14}}$
$\overline{\text{IDA15}}$
$\overline{\text{IDA6}}$
U47-3