#### Politecnico di Torino

#### DIPARTIMENTO DI ELETTRONICA E TELECOMUNICAZIONI Corso di Laurea Magistrale in Ingegneria Elettronica

INTEGRATED SYSTEMS TECHNOLOGY



Register File

Group 17:

Cannavó Chiara 252944 Dongiovanni Mancino Giuseppe 245205 Motta Domenico 251312 Professors:

Piccinini Gianluca Vacca Marco

## Contents

1	Intr	oducti	on	1
	1.1	Introd	uction to the laboratory experience	1
	1.2	Struct	ure explanation	1
	1.3	Behav	iour of the memory	2
	1.4		ization of the words	4
2	Dela	av		5
_	2.1	•	computation	5
		2.1.1	Precharge & Read operation	5
		2.1.1	2.1.1.1 Precharge unit delay	5
			2.1.1.2 Block decoder delay	6
			2.1.1.2.1 Output inverter delay	9
			2.1.1.3 Row decoder delay	9
				10
			$oldsymbol{arphi}$	10 11
			· ·	11
			v – – – – – – – – – – – – – – – – – – –	$\frac{12}{12}$
			1 0	
			v 1	13
		0.1.0	$oldsymbol{v}$	13
		2.1.2	1	13
			v – – – – – – – – – – – – – – – – – – –	14
			· · · · · · · · · · · · · · · · · · ·	14
	2.2	Simula	ation results	15
3	Pow	er An	alysis	18
	3.1	Capac	itance modeling	18
		3.1.1		19
		3.1.2	0 1	19
		3.1.3		19
		3.1.4	1	$\frac{10}{20}$
	3.2		±	$\frac{20}{20}$
	9.2	3.2.1		$\frac{20}{20}$
		3 2 2		20 20

#### CONTENTS

		3.2.3 Read operation	20
		3.2.4 Sense Amplifier	
		3.2.5 Total Dynamic Read Power	
	3.3	Write Dynamic Power	
	3.4	Simulation results	
4	Are	a and Volume	23
	4.1	Memory Block	23
	4.2	Decoders	25
	4.3	Bit Line Inverters, Pass Transistors	
		and Precharge Transistors	27
	4.4	Sense Amplifier	
	4.5	Total Area and Total Volume	28
	4.6	Simulation result	29
5	Ma	tlab code	30
	5.1	Parameters.m	30
		Register File.m	

## List of Figures

1.1	Block structure of the register file
1.2	Structure of a single SRAM cell
1.3	Detailed structure of the register file
2.1	Scheme of the precharge unit
2.2	Core of the dynamic NAND decoder
2.3	Full scheme of the memory
2.4	Row decoder and block decoder timing
2.5	Elmore model for the wordline delay
2.6	Structure of a SRAM cell
2.7	Sense amplifier structure
2.8	Equivalent circuit for the first half of the write delay
2.9	SRAM cell
2.10	Delay on a read operation
2.11	Delay on a write operation
3.1	Dynamic Power Consumption on a read operation
3.2	Dynamic Power Consumption on a write operation
4.1	Simplified Register File structure
4.2	Stack structure
4.3	Simulation of the Total Area value, varying the number of bit
4.4	Simulation of the Total Volume value, varying the number of bit 29

Introduction

## $_{1.1}$ $\perp$ Introduction to the laboratory experience

This project aims to estimate the characteristics of a Register File based on Traditional Planar Transistors through a MATLAB script.

The outputs of the model are:

- Delay during read and write operations
- Power consumption of a read operation
- Power consumption of a write operation
- Area and Volume

## $_{1.2}$ $\perp$ Structure explanation

It has been chosen to analyze a structure consisting of two read ports and a write port. A typical SRAM cell is made up of six MOSFETs, two of which are pass transistors, connecting the cell to the two complementary bit lines and to the word line that activates it. Since we need to design a three port register file, we add four more pass transistor, two for each word line. Each bit in a SRAM is stored on four transistors (P1, P2, N1, N2) that form two cross-coupled inverters. This storage cell has two stable states which are used to denote 0 and 1. Each couple of pass transistor is controlled by its own word line to allow parallel reading and writing operation; we assume, however, that only one operation at a time can be performed on a single memory cell. The structure analysed includes also some *Decoders* and *Pass transistors* used to select the correct word in the correct memory block, and some *Sense Amplifier* used to recognize the value of the memory cells in a faster way. A more complete explanation is given in the Chapter 2; in fig. 1.1 is shown a block structure of this Register File, while in fig. 1.2 is shown the structure of the memory cell adapted to support two read ports and one write port.




Figure 1.1: Block structure of the register file




Figure 1.2: Structure of a single SRAM cell

## 1.3 | Behaviour of the memory

The behaviour of the memory can be described in three operation.

**Precharge** is the initial state to perform a read or write operation. Actually the precharged bitlines are needed only during a read operation, but the precharge operation is done at the end of each read/write cycle to simplify the control of the memory. During the precharge state, bitlines are biased at a certain voltage to speed up subsequent operations.

Read operation. During this operation, unselected blocks are electrically disconnected by the block decoder. The address of the word to be read is divided into two fields: block address and row address. In general also a column address should be needed, but since we decided to realize memory arrays with parallelism equal to the width of a single word, a column decoder is not needed. According to the active read port i (here i goes from 1 to 2, since the third and last port is a write port), the corresponding block decoder i selects the block, while all the row decoders corresponding to port i select the row; so, the block decoder and the row decoders work together. Only the row decoder corresponding to the block selected by the block decoder will be allowed to activate one of the wordlines on its output; the selected memory cells (all the ones connected to that word line) will charge the bitlines according to the stored values, the sense amplifiers between the couples of bitlines will switch, accelerating the transition, and the read value will be transmitted towards the output. A more detailed scheme of the structure of the memory, necessary for following this reasoning, is shown in fig. 1.3




Figure 1.3: Detailed structure of the register file

Write operation. After having forced on all the bitlines in parallel the value to be written, the address of the word to be written is sent to the write block decoder and to

the write row decoders (which, again, work together with the write block decoder); only the correct row decoder will activate the write wordline of the selected word, making all the memory cells connected to it store the value present on the bitlines.

## 1.4 | Organization of the words

As mentioned, each memory block has a width equal to the parallelism of a single word. In particular, since generally the producers of the memory chips try to make them as square as possible, for reasons of space availability on the boards, we decided to divide the  $N_{word}$  words of parallelism  $N_{bit}$  into exactly square blocks: for this reason the number of blocks inside the register file is computed like

$$N_{block} = \left\lceil \frac{N_{word}}{N_{bit}} \right\rceil$$

where the number of rows in each block is equal to

$$N_{wl} = min(N_{word}, N_{bit})$$

Then of course the number of bits inside the block address and the row address can be computed like

$$Block \ Address = \lceil log_2(N_{block}) \rceil$$
  
 $Row \ Address = \lceil log_2(N_{vvl}) \rceil$ 

Delay

## 2.1 | Delay computation

#### 2.1.1 | Precharge & Read operation

In the following we compute the delay due to a precharge operation followed by a read operation involving just one read port.

#### 2.1.1.1 | Precharge unit delay

The precharge unit is driven by an *Enable* signal coming from a control unit internal to the memory (which we won't consider in this analysis). It is built by a pmos transistor for each bitline, connected from one side to the supply voltage and from the other side to the bitline, plus an equalizer pmos transistor between the two bitlines. The aim of the equalizer is to avoid that small differences in the equivalent resistance of each precharge pmos may induce some differences in the delay of the precharge operation, or equivalently in the value of the voltage reached by the two precharged bitlines.

The scheme of the unit is the following:




Figure 2.1: Scheme of the precharge unit

The Enable signal, called PRE# in the figure, has to discharge the gate capacitance of these three pmos, in order to make them able to switch, so the delay associated to this operation is:

$$\tau = R_{ext,pu,driver}(C_{ext,pu,driver} + 2 \cdot C_{g,pre} + C_{g,equalizer})$$

After the switching of the precharge unit, the bitline takes a certain time to be charged. This delay is computed using the Bakoglu model:

$$\tau = \left[ R_d(C_d + C_w + C_L) + R_w C_L \right] + \frac{0.377}{0.69} (R_w C_w)$$

 $R_d = R_{eq,pre,p}$  is the equivalent resistance of the driver, here equal to the resistance of the driving pmos transistor;  $C_d = C_{s,pre}$  is the self-load capacitance of the driver, equal to the source capacitance of the same pmos transistor.  $R_w = r \cdot l$  and  $C_w = c \cdot l$  are the resistance and capacitance of the bitline, computed respectively from the resistance and capacitance per unit of length, where  $l = BL_{length}$ : here  $r = BL_r$ , resistance per unit of length of the bitline, and  $c = BL_c + C_{d,access,l}$ , where the first term is the capacitance per unit of length due to the access transistor connecting each memory cell to the bitline. Finally, the load capacitance  $C_L = (C_{d,sa,p} + C_{d,sa,n} + C_{g,sa,p} + C_{g,sa,n}) + C_{d,blockpass}$  takes into account, with the first four terms, the capacitance due to the presence of the sense amplifier connected to each couple of bitline, and with the second term the self-load capacitance of the pass transistor at the end of each bitline.

#### 2.1.1.2 | Block decoder delay

To model the delay of this and of the other similar components we used the classical model used to determine the delay of a logic gate. The dynamic NAND decoder, in fact, is built by a precharge pmos followed by a stack of nmos transistors, as in the following picture:





Figure 2.2: Core of the dynamic NAND decoder

Only one among these stacks of transistors will switch, making the corresponding output to go low, and so the whole structure behaves just like an ordinary logic gate.

In addition to this structure, of course, we have also the inverters placed on the input, to get also the complemented version of the address bits. Moreover, we also have a set of inverters on the output lines: the active output of a NAND decoder, in fact, is low; the output lines of the block decoder instead, as can be observed from the full scheme of the memory reported below for convenience, are needed to switch one of the nmos transistors which connect the output from the row decoder to the wordlines, and of course the nmos transistors are turned on by a high voltage.



**Figure 2.3:** Full scheme of the memory

We consider the address bits in input to the block decoder, including their complemented version, to be stable from the beginning, while we have to take into account the delay contribution due to the inverters on the output lines.

As mentioned before, we model this delay contribution like the delay of a traditional logic gate, so:

$$\tau_{block,dec} = R_n(C_d + C_L)$$

 $R_n = Stack_n \cdot R_{eq,bdec,n}$  is the equivalent output resistance due to the stack of the nmos transistors, where  $R_{eq,bdec,n}$  is the output resistance of a single nmos transistor and  $Stack_n = Block\_Address$  is the number of nmos transistors forming the stack.  $C_d = C_{d,bdec,pcharge} + C_{d,bdec,eval}$  is the self-load capacitance due to the drain-bulk capacitance of the pmos and of the nmos on the output line.  $C_L = C_{g,bdec,inv,p} + C_{g,bdec,inv,n}$  finally is the load capacitance due to the presence of the inverter on the output line.

**2.1.1.2.1** | **Output inverter delay** The delay of the inverter on the output line is computed following the same model:

$$\tau_{block,inv} = R_p(C_d + C_L)$$

 $R_p = 1 \cdot R_{eq,bdec,inv,p}$  is the output resistance of the inverter; here we have focused on the pmos because we are interested in the case in which its output is driven high, since that is the only case where it is able to switch the gate capacitance of the pass transistor it has as a load.  $C_d = C_{d,bdec,inv,p} + C_{d,bdec,inv,n}$  as usual is the self-load capacitance of the gate.  $C_L = N_{wl}C_{g,rowpass} + 2N_{bit}C_{g,blockpass}$  is the full load of each inverter on the output of the block decoder. This inverter in fact has to drive the  $N_{wl}$  pass transistors connected to the wordlines (row pass transistors), plus the pass transistor which allows the word just read to go out from the block (block pass transistors; hence the  $+2N_{bit}C_{g,blockpass}$ ). Notice in fact that in the scheme we're analysing there is no column decoder; this component would be necessary if along a single row of each block of the memory there were more than one word; since we're assuming instead that each row hosts only a single word, the column decoder is useless and can be avoided.

#### 2.1.1.3 | Row decoder delay

The next contribution is the one due to the row decoder. The block decoder and the row decoder work together, but if the number of address bits in input to the row decoder is much larger than the ones in input to the block decoder (and this is likely), also the stack of the nmos transistor will be larger and the row decoder will result to be slower than the block decoder. However, the block decoder has a load capacitance considerably higher than the one of the row decoder: not only it drives more transistors, but the capacitance to be considered in its case is the gate capacitance, which is much larger than the drain capacitance of the same transistor. So, since we don't know, at least using parametric values, which delay will be larger, we decided to compute both and to consider at the end, in the final value of the delay, only the largest between the two. The difference, as said, may be either in the contribution due to the decoder structure or in the contribution due to the driving capabilities of the inverter on the output line: for example, the block decoder may have a lower number of stack transistor, but the load of its inverter may be much larger. So, in the end, we must compare separately  $\tau_{block,dec}$  with  $\tau_{row,dec}$  and  $\tau_{block,inv}$  with  $\tau_{row,inv}$ . The critical path delay will be determined by the largest from each couple of comparisons. We sum up below the structural details interested in this analysis for sake of clarity.




Figure 2.4: Row decoder and block decoder timing

Since the structure of the decoder is the same, also the model to compute its delay doesn't change:

$$\tau_{row,dec} = R_n(C_d + C_L)$$

 $R_n = Stack_n \cdot R_{eq,rdec,n}$  is the equivalent resistance due to the stack of the nmos transistors, and  $Stack_n = Row\_Address$ .  $C_d = C_{d,rdec,pcharge} + C_{d,rdec,eval}$  is the self-load capacitance.  $C_L = C_{g,rdec,inv,p} + C_{g,rdec,inv,n}$  is again the load capacitance due to the inverter on the output.

2.1.1.3.1 | Word line delay The inverter on the output of the row decoder is taken into account in this section, since it works as driver for the charge of the selected word line. Due to the presence of the pass transistor between the row decoder and the word line, which represents the load to be charged, we have to use the Elmore model to represent the situation.




Figure 2.5: Elmore model for the wordline delay

Each memory cell is connected to the wordline through the gate of the two access transistors. So, the load  $C_L$  to be charged can be computed as  $C_L = 2C_{g,access,l} \cdot WL_{length}$ , where  $C_{g,access,l}$  is the gate capacitance of a single access transistor per unit of length and  $WL_{length}$  is the length of the wordline.

The equation to compute the delay with the Elmore model becomes:

$$\tau_{row,inv} = R_{eq,inv}(C_{d,inv} + C_{d,pass} + C_L) + R_{eq,pass}(C_{d,pass} + C_L)$$

 $R_{eq,inv} = R_{eq,rdec,inv,p}$  is the equivalent resistance from the output of the inverter (again, we focus on the pmos because the interesting case is when its output goes high).  $C_{d,inv} = C_{d,rdec,inv,p} + C_{d,rdec,inv,n}$  is the self-load capacitance of the inverter.  $R_{eq,pass} = R_{eq,rowpass}$  and  $C_{d,pass} = C_{d,rowpass}$  are respectively the equivalent resistance and drain capacitance of the pass transistor which drives the wordline.  $C_L = 2C_{g,access,l} \cdot WL_{length}$  is the total load capacitance for each wordline, as described above.

Before analysing the delay due to the reading of the value stored inside the cell, we insert a brief review about the functioning of the SRAM memory cell, and the constrains we have on the transistors size.

#### 2.1.1.4 | SRAM memory cell

The structure of the cell, assuming to have two read ports and one write port, is the following:




Figure 2.6: Structure of a SRAM cell

Let's say we want to read with the port1 a value 0 stored in the cell: then M1 and M4 are turned on, while M2 and M4 are off. After precharging both bitlines to Vdd and activating  $WL_{read1}$ , BL1 will be discharged through the series of M1 and M5 (remember that, to avoid errors, we must have that  $W_1 > W_5 > W_2$ ). So, the huge bitline capacitance (capacitance per unit of length including  $BL_c$  and the capacitance per unit of length due to the access transistors, plus the input capacitance of the sense amplifier and the drain capacitance of the column pass transistor) will be discharged through the series of those two transistors. However, thanks to the sense amplifier, we don't need to wait the full discharge, because after only few percents of the full Vdd voltage swing the sense amplifier will go out its metastable state and will accelerate the transition. We indicate these "few percents" with the parameter  $K_{SA}$ .

If instead we are trying to write, let's say, a 1 into the memory cell, while for example the stored value is 0 (so, M1 and M4 on, M2 and M3 off): first of all we must force the value 1 and 0 respectively on BLW and  $BLW^*$  with an external driver. M9 and M10 will be turned on by  $WL_{write}$ : since M4 is more resistive than M10, the node between M4 and M10 will be discharged through the resistance of M10; as soon as the voltage on that node goes below the threshold of the inverter composed by M1 and M2, M2 will turn on while M1 turns off, so that also the node connected to M9 switches from 0 to 1 and also the value previously imposed on BLW is correctly stored inside the cell.

**2.1.1.4.1** | **Bit line delay** So, during the read operation, the memory cell acts as a driver on a huge capacitance. However, as said, we can consider only a portion  $K_{SA}$  of the whole delay thanks to the sense amplifier.

We can compute the delay due to the read operation applying the Bakoglu model:

$$\tau = [R_d(C_d + C_w + C_L) + R_w C_L] + \frac{0.377}{0.69} (R_w C_w)$$

 $R_d = R_{eq,cell,n} + R_{eq,access,n}$  is the equivalent resistance of the driver, which this time is the memory cell;  $C_d = C_{d,access}$  is the capacitance associated to the driver, equal to the drain capacitance of the access transistor.  $R_w = r \cdot l = BL_r \cdot BL_{length}$  is the total resistance of the bitline, while  $C_w = c \cdot l = (BL_c + C_{d,access,l})BL_{length}$ , like in the case of the precharge. Finally, the load capacitance is again  $C_L = (C_{d,sa,p} + C_{d,sa,n} + C_{g,sa,p} + C_{g,sa,n}) + C_{d,blockpass}$ . Including also the  $K_{SA}$  factor, the equation becomes:

$$\tau = K_{SA}\{[R_d(C_d + C_w + C_L) + R_w C_L] + \frac{0.377}{0.69}(R_w C_w)\}$$

#### 2.1.1.5 | Sense amplifier delay

The sense amplifier is made with two cross coupled inverters that are brought to a metastable state and then are applied a voltage difference by means of the input bitlines. Notice that in this amplifier input and output are somehow coincident. The schematic of the component is shown below:

Its delay is described by a simple RC model:

$$\tau = R_{eq,sa,mod,parallel}[C_{d,sa,p} + C_{d,sa,n} + C_{g,sa,p} + C_{g,sa,n} + (BL_c \cdot BL_{length}) + C_{d,blockpass}]$$




Figure 2.7: Sense amplifier structure

In this equation we take into account the equivalent resistance of the sense amplifier, which drives its self-load capacitance, the capacitance due to the gate of the cross-coupled inverter, the capacitance of the bitline, plus the drain capacitance of the pass transistor connected at the bottom of the bitlines and whose gate terminal is driven by the block decoder.

#### 2.1.1.6 | Delay of the column pass transistor

Finally, the last contribution to the delay is given by the pass transistor (one for each bitline) we have before the output from the block. It is driven by the block decoder (by the inverter on its output). To estimate the delay associated to this component is enough to compute:

$$\tau = R_{eq,pass}(C_{d,pass} + C_L)$$

 $R_{eq,pass} = R_{eq,colpass}$  is the equivalent resistance of the pass transistor, whereas  $C_{d,pass} = C_{d,blockpass}$  is its self-load capacitance.  $C_L$  is unknown and in our analysis is assumed to be an open circuit.

#### 2.1.1.7 | Total delay

The total delay is computed as the sum of all the contributions described up to now (with the exception of the block decoder and the row decoder, as already described), multiplied by 0.69.

#### 2.1.2 | Write operation

Having already analysed all the contributions to the delay associated to a read operation, analysing the delay of a write operation is very simple. First of all, we give as input to the block and to the row decoder, both specific for the write operation, the address of the row where we want to write the word provided on input of the memory. The row decoder will activate only one of the pass transistors on its output lines, so that one of the  $N_{wl}$  wordlines dedicated to the write operation will be activated. At the same time, an external driver must load the  $N_{bit}$  bit to be written on the bitlines. Finally, as soon as the concerned  $WL_{write}$  switches, the access transistors connected to it will turn on, allowing the writing of the bits into the cells along the selected row.

So, the only differences are: the delay associated to the need to put on the bitlines the value to be stored (which however is a contribution very similar to the precharge operation; in particular, we don't consider the precharge contribution to the writing delay. The precharge before the write operation is done just to simply the control of the memory, unlike the case of a read operation, where the precharge is needed for real. So here the driver delay conceptually substitutes the precharge delay), and the delay associated to the writing of the bit inside the memory cell, operation already detailed in section 2.1.1.4. A little additional difference comes from the contribution  $\tau_{block,inv}$ : this time in fact the load capacitance is only  $C_L = N_{wl}C_{g,rowpass}$ , we don't have the  $+2N_{bit}C_{g,blockpass}$  term anymore.

#### 2.1.2.1 | Driver delay

We assume that the value of the data to be stored is forced on the bitlines before the address bits are provided in input to the decoders. In this way, the contribution due to this operation conceptually replaces the precharge operation. In principle the two operations could even happen at the same time: the driver forces the correct values on the bitlines while the decoders are still interpreting the address bits and driving their output lines consequently; however, in this second case, for data intergity reasons, we would need that  $\tau_{row,dec} + \tau_{row,inv} > \tau_{driver}$  and so a very firm control on the process, because otherwise we may write a wrong value into the row: so, it is quite a dangerous assumption to do.

We can again model this contribution with Bakoglu, just like we have done in 2.1.1.1.

$$\tau = [R_d(C_d + C_w)] + \frac{0.377}{0.69}(R_w C_w)$$

 $R_d = R_{eq,driver}$  and  $C_d = C_{driver}$  are the equivalent resistance and capacitance of the external driver.  $R_w = r \cdot l = BL_r \cdot l$  and  $C_w = c \cdot l = (BL_c + C_{d,access,l}) \cdot l$  are the resistance and capacitance of the bitline. Here we don't have any "lumped" load capacitance  $C_L$ .

#### 2.1.2.2 | Cell delay

As already described in section 2.1.1.4, we assume to be writing a 1 into a memory cell currently containing a 0. Due to the constrains on the width of the transistors internal to the cell  $(W_1 > W_9 > W_2$  and  $W_3 > W_{10} > W_4)$ , we only able to write a 0, not a 1, so we have to consider first the right side of the cell, related to  $BLW^*$ . The transistor  $M_4$  is on, the bitline  $BLW^*$  is hosting the value 0, and  $M_{10}$  is trying to discharge the node it has in common with  $M_4$ . The situation then can be summed up like:




Figure 2.9: SRAM cell

 $R_1$  and  $R_2$  are related respectively to  $M_4$  and  $M_{10}$  (we report the same picture of the memory cell already shown for convenience), and  $R_1 > R_2$ . C is the capacitance of the node between the two transistors and is equal to  $C_{g,cell,p} + C_{g,cell,n} + C_{d,cell,p} + C_{d,cell,n} + C_{g,cell,n}$ . The time constant of this circuit is equal to

$$\tau_1 = \frac{R_1 R_2}{R_1 + R_2} \cdot C$$

This means that the capacitor C will be charged with this time constant. As soon as the voltage on the node goes above the threshold of the inverter composed by  $M_1$  and  $M_2$ , the inverter will take a certain time to switch, while charging the capacitance related to the node in common between the access transistor  $M_9$ ,  $M_1$  and  $M_2$ . Only at this point the value is correctly stored inside the cell and the operation ends. This "certain time" can be computed like:

$$\tau_2 = R_{eq,cell,p} \cdot C$$

 $R_{eq,cell,p}$  is the resistance of the pmos transistor  $M_2$ , while C is symmetrical to the capacitance represented in the picture above and has the same expression.

Since we don't know the value for the threshold of the inverter, we assume that this value is reached after  $4\tau_1$ . Then, the total delay associated to the writing of the value inside the memory cell is equal to

$$\tau = 4\tau_1 + \tau_2$$

## $_{2.2}$ | Simulation results

To verify the plausibility of our computations we assigned a reasonable value to each of the parameters involved in the equations. We also made the number of bits, contained in each word hosted in the memory change, in a well defined range, in order to analyse

how the delay changes if we vary the dimensions of the memory array. In particular, we considered  $N_{word} = 128$  and  $N_{bit}$  in the range [8, 16, 32, 64, 128].

The results we obtained are reported in the figures below. In particular, in fig. 2.10 is shown the delay we have with a read operation. We can notice a more than linear behaviour with the increase of  $N_{bit}$ . The reason for this is in the usage of the Bakoglu model in sections 2.1.1.1 and 2.1.1.4.1. In particular, the distributed term inside the Bakoglu equation involves a  $BL_{length}^2$  contribution, and we must remember that  $BL_{length}$  depends linearly on the variable  $N_{bit}$ . To verify our reasoning we commented the lines of code involving the Bakoglu delay computation and we found a linear behaviour, as we expected.

We can also notice that, with the choice of values we have made, the expected value for the read delay spans between 0.16ps for  $N_{bit} = 8$  and 12.4ps for  $N_{bit} = 128$ .




Figure 2.10: Delay on a read operation

In fig. 2.11 we report the simulation concerning the delay on the write operation. As already said, in the delay computation of a write operation, the precharge is substituted by the writing of the values to be stored on the bitlines; the block and the row decoder contributions remain the same, with the only difference that here the load of the inverter on the output of the block decoder is a bit lower; finally, we have a different delay associated to the writing of the value inside the memory cell, while we don't have the contributions of the sense amplifier and of the pass transistor at the end of the bitlines. So, overall, we expect to have a result a bit lower with respect to the delay associated to the read operation.




Figure 2.11: Delay on a write operation

We can observe again a more than linear behaviour, due to the use of the Bakoglu model in sec. 2.1.2.1. For  $N_{bit}=8$  we have a delay of 0.047ps (after all, in this case we have a register file divided in 16 blocks of 8 words with 8 bits each, so each memory array is very small), while for  $N_{bit}=128$  we have a delay of about 10ps.

## Power Analysis

3

The following analysis is based on the assumption that only one operation at time is carried out. The power consumption in the case of contemporary operations, being the register file a multi-port device, will be equal to the sum of the single contributions.

## 3.1 | Capacitance modeling

The considered capacitances are the following:

- $C_{g,access}$  gate capacitance of a generic pass transistor
- $C_{d,access}$  "drain/source" capacitance of a generic pass transistor
- $C_{g,rowpass}$ ,  $C_{g,blockpass}$  gate capacitance of internal and external block pass transistors
- $C_{d,rowpass}$ ,  $C_{d,blockpass}$  drain capacitance of internal and external block pass transistors
- $C_{wl,wire}$  wire capacitance per unit length of wordline
- $C_{bl,wire}$  wire capacitance per unit length of bitline
- $C_{block,dec}$ ,  $C_{row,dec}$  total capacitances of each type of decoder
- $C_{SA,in}$  input capacitance of the sense amplifier
- $C_{g,pre}$ ,  $C_{s,pre}$  gate and source capacitance of the precharge transtistor
- $C_{ext,pu}$  driver external precharge unit driver capacitance
- $C_{q,equalizer}$  gate capacitance of the equalizer mos

Other useful parameters are:

- $N_{bit}$  number of bit for each row, equal to the number of column;
- $N_{wl}$  number of wordlines

- $BL_{length}$  length of bitline
- $WL_{length}$  length of wordline
- $N_{block}$  number of block
- $N_{erase}$  number of erase cycles

#### 3.1.1 | Precharge block capacitances

To evaluate power dissipation of the precharge block, the following capacitance is considered:

$$C_{prec} = C_{ext,pu\_driver} + 2 \cdot C_{g,pre} + C_{g,equalizer}$$

#### 3.1.2 | Lines capacitances

To accurately evaluate the capacitance of the lines  $(C_{bl}$  and  $C_{wl})$ , the capacitance of the wires and the length of bitline/wordline are considered. So the total capacitance for each line is:

$$C_{wl} = C_{d,rowpass} + 2 \cdot C_{g,access} \cdot N_{bit} + WL_c \cdot WL_{length}$$

$$C_{bl} = C_{s,pre} + C_{d,access} \cdot N_{wl} + BL_c \cdot BL_{length} + C_{SA,in}$$

$$C_{bl,write} = C_{d,driver} + C_{d,access} \cdot N_{wl} + BL_c \cdot BL_{length}$$

The capacitance  $C_{bl,write}$  is similar to the  $C_{bl}$ , but without the contribution of the precharge block and the sense amplifier capacitances and with a driver load.

where  $C_{SA,in}$  is the input capacitance of the sense amplifier

#### 3.1.3 | Decoders capacitance

To evaluate the capacitance of the decoders, the following formulas are used:

$$C_{block,dec} = C_{d,bdec,pcharge} + C_{d,bdec,eval} + C_{g,bdec,inv_p} + C_{g,bdec,inv_n}$$

$$C_{block,stack} = 0.5 \cdot C_{g,bdec,n} \cdot Block\_Address \cdot N_{block};$$

where  $C_{g,dec,eval}$ ,  $C_{d,bdec,pcharge}$  and  $C_{d,bdec,eval}$  are, respectively, the gate/drain capacitance of the precharge and evaluation transistors, while the others are the gate capacitances of the output inverter. In particular,  $C_{d,bdec,eval} = Block\_Address \cdot C_{d,bdec,n}$ .  $C_{block,stack}$  is the equivalent gate capacitance, that has to be loaded to turn on the n-mos and select the correct output, given certain selection bits from the address. Similar expressions have been used for row decoder.

#### $3.1.4 \mid$ Sense Amplifier

To evaluate the capacitance of the sense amplifier, the following formulas are used:

$$C_{SA,in} = C_{d,sa,p} + C_{d,sa,n} + C_{q,sa,p} + C_{q,sa,n}$$

#### 3.2 | Read power

#### 3.2.1 | Decoding stage

During a read operation, the block decoder selects the block in which the operation has to be carried out. At the same time the row decoder is working to select the addressed word. The formulas to calculate energy consumption in the decoding phase are the following:

$$E_{block,dec} = 0.5 \cdot C_{block,dec} \cdot V_{on,pt}^{2}$$
$$E_{stack,bdec} = 0.5 \cdot C_{block,stack} \cdot V_{on,pt}^{2}$$

$$E_{row,dec} = 0.5 \cdot C_{row,dec} \cdot (V_{sel}^2 + V_{unsel}^2 \cdot (N_{wl} - 1)) \cdot N_{block}$$
$$E_{stack,rdec} = 0.5 \cdot C_{row,stack} \cdot V_{on,pt}^2 \cdot N_{block}$$

The energy consumption linked to the selection of the correct block:

$$E_{row,pt} = 0.5 \cdot (C_{g,rowpass} \cdot N_{wl} + C_{g,blockpass} \cdot N_{bit}) \cdot V_{on,vt}^2$$

#### 3.2.2 | Precharge

To speed up the following operations, in order to reduce the latency, the two bitlines are biased to a specific value  $V_{bl,prec}$ , by the precharge block. Being  $V_{bl,prec}$  the final voltage after the equalization between the BL and the complementary one, the starting voltage of the precharge is two times  $V_{bl,prec}$ . The other lines are supposed to be biased to ground. The formulas to calculate dissipated energy in the precharge phase are the following:

$$E_{pre} = 0.5 \cdot C_{prec} \cdot (V_{on,pt}^2) \cdot N_b l$$

$$E_{bl} = 0.5 \cdot C_{bl} \cdot V_{bl,prec}^2 \cdot N_{bit}$$

#### 3.2.3 | Read operation

The wordline of the selected word is biased to  $V_{on,pt}$ , in order to make the memory cell accessible, while the voltage on the unselected words is set to ground. It is assumed that the initial voltage of the wordline is 0.

The energy to switch the selected and the unselected wordlines is the following:

$$E_{sel} = 0.5 \cdot C_{wl} \cdot (V_{sel}^2 + V_{unsel}^2 \cdot (N_{wl} - 1))$$

where  $V_{on,pt}$  is the voltage to enable the memory cell pass transistors.

The bitlines are at the precharge voltage  $V_{bl,prec}$  and can have two different kinds of voltage drop,  $V_{rd,1}$  and  $V_{rd,0}$ . Being the two bitlines identical, the energy to read is:

$$E_{read} = 0.5 \cdot C_{bl} \cdot ((V_{bl,prec} - V_{rd,0})^2 + (V_{bl,prec} - V_{rd,1})^2) \cdot N_{bit}$$

where  $V_{bl,prec} - V_{rd,0}$  and  $V_{bl,prec} - V_{rd,1}$  are the voltage drops to read '0' and '1'.

#### 3.2.4 | Sense Amplifier

The state change in the bitline is detected using a sense amplifier connected to each line. The energy consumption related to this stage is given by:

$$E_{SA} = 0.5 \cdot C_{d,blockpass} \cdot V_{bl,prec} \cdot ((V_{bl,prec} - V_{rd,0}) + (V_{bl,prec} - V_{rd,1})) \cdot N_{bit}$$

#### 3.2.5 | Total Dynamic Read Power

Total read energy is computed as summation of all the previous terms. Assuming  $f_{read}$  as read frequency and  $E_{read}$  as total read energy, total read power can be computed as follows:

$$P_{read} = E_{read} \cdot f_{read}$$

## 3.3 | Write Dynamic Power

Similar analysis can be done for the write operation. Having the same decoding stage to select the addressed location, same relations can be used: a little difference is present in the  $E_{row,pt}$ . During the write operation, there is no output transistor selected by the write decoder, as Figure 2.3 shows.

$$E_{row,pt} = 0.5 \cdot (C_{g,rowpass} \cdot N_{wl}) \cdot V_{on,pt}^2$$

To write a certain word is necessary to load through an external driver the  $N_{bit}$  bit and charge the respective bitlines to that value. As previously discussed, this step follows the precharge: the driver forces the correct values on the precharged bitlines, discharging one of the two.

Basically, one bitline is charged to a certain voltage and the other one is charged to its complementary voltage. Defining  $V_{prog}$  and  $V_{unprog}$  respectively as voltage to write a '1' and its complement, the used relation is the following:

$$E_{prog} = 0.5 \cdot C_{bl,write} \cdot (V_{prog}^2 + V_{unprog}^2) \cdot N_{bit}$$


Total write energy is so computed as summation of all the previous terms. Assuming  $f_{read}$  as read frequency and  $E_{read}$  as total write energy, total write power can be computed as follows:

$$P_{write} = E_{write} \cdot f_{write}$$

#### 3.4 | Simulation results

As for the delay, to verify the plausibility of our computations we assigned a reasonable value to each of the parameters involved in the equations.

The obtained results are reported in the figures below.






Figure 3.1: Dynamic Power Consumption on a read operation

Figure 3.2: Dynamic Power Consumption on a write operation

The behaviour represented is reasonable: in all the contributions previously discussed there is a more than linear dependence on  $N_{bit}$ . In particular the most relevant contributions are dependent from the product of  $N_{bit}$  and  $BL_{length}$  or  $WL_{length}$ , that depend linearly by the first one, giving as result a quadratic curve.

The curves above show that power consumption for read and write operations is in the order of some  $\mu W$ , with a slightly larger value for the read operation, due to the power consumption of the sensing step.

Area and Volume

In this chapter we have computed the area and the volume of the complete structure of the register file (10T Cell, Decoders and Sense Amplifier).

## 4.1 | Memory Block

For the area and volume evaluation of the memory, the model in figure 4.1 has been used.




Figure 4.1: Simplified Register File structure

The three dimensions of the array have been computed as follows:

• Width, Length: In order to find these values, the area of the elementary bit cell has been calculated and then its square root has been used in order to compute width and length.

$$\mathbf{Area\_BitCell} = 2 \cdot (N\_port\_Wr + N\_port\_Rd) \cdot Tr\_n\_Area + \\ + 2 \cdot (Tr\_n\_Area + Tr\_p\_Area)$$

$$\mathbf{W} = (2 \cdot (N\_port\_Wr + N\_port\_Rd) \cdot Pitch_{pp} + \sqrt{Area\_BitCell}) \cdot N_{bit} + \\ + Pitch_{pp} \cdot (N_{bit} - 1)$$

$$\mathbf{L} = N_{block} \cdot Pitch_{pp}$$

As it can be seen, the area of the SRAM memory cell is computed as function of the number of read and write ports. Other elements, influenced by the number of input ports, are the number of wordline and bitline: this will affect the width and, as it can be seen in the following step, the height of the memory block.

• Height of the stack: the terms considered are the height of the Cells that takes into account of the the number of Read and Write lines and their distances, the square root of the Area of bit cells, and the distance between them, as shown in 4.2.

$$\mathbf{H} = ((N\_port\_Wr + N\_port\_Rd) \cdot Pitch_{pp} + \sqrt{Area\_BitCell}) \cdot N_{bit} + Pitch_{pp} \cdot (N_{bit} - 1)$$

Finally, the area and the volume of the Register File can be calculated as:

$$\mathbf{Memory\_Array\_Area} = H \cdot W$$

$$\mathbf{Memory\_Array\_Volume} = H \cdot W \cdot L$$




Figure 4.2: Stack structure

#### 4.2 | Decoders

For the area and volume evaluation of all the decoders, the model that has been used is the same described in the Chapter 2. For each decoder the number of n-type transistors was first calculated and then the number of p-type transistors; subsequently they have been multiplied by their minimum area value and then added together to calculate the total area. Finally the volume has been calculated as the multiplication of the Area and the length.

• Block Decoder: The area of the Block Decoder has been calculated as: area of the the core of the decoder added to the area of the inverter connected at the input and and at the output. In this case the number of input is given by the Block Address while the output is equal to the number of slice  $N_{slice}$ . The volume is the area multiplied by the single distance between two transistor because there is only one Block Decoder. So:

$$\#Tr\_n\_Block\_Dec = Block\_Address \cdot N_{slice} + N_{slice} + Block\_Address$$

$$\#Tr\_p\_Block\_Dec = 2 \cdot N_{slice} + Block\_Address$$

$$\begin{aligned} \mathbf{Block\_Dec\_Area} &= \#Tr\_n\_Block\_Dec \cdot Tr\_n\_Area + \\ &+ \#Tr\_p\_Block\_Dec \cdot Tr\_p\_Area \end{aligned}$$
 
$$\begin{aligned} \mathbf{Block\_Dec\_Volume} &= Block\_Dec\_Area \cdot Pitch_m \end{aligned}$$

• Row Decoder: The area of the Row Decoder has been calculated as before but in this case the number of input is done by the Row Address while the output is equal to the number of row that is  $(N_{wl})$ . This is finally multiplied by the total number of read and write ports. The volume is the area multiplied by the length. So:

$$\#Tr\_n\_Row\_Dec = Row\_Address \cdot N_{wl} + N_{wl} + Row\_Address$$

$$\#Tr\_p\_Row\_Dec = 2 \cdot N_{wl} + Row\_Address$$

$$\mathbf{Row\_Dec\_Area} = (N\_port\_Wr + N\_port\_Rd) \cdot (\#Tr\_n\_Row\_Dec \cdot Tr\_n\_Area + \\ + \#Tr\_p\_Row\_Dec \cdot Tr\_p\_Area)$$

$$\mathbf{Row\_Dec\_Volume} = Row\_Dec\_Area \cdot L$$

• Decoder Address: The previous variables  $Block\_Address$ ,  $Row\_Address$ ,  $N\_wl$  and  $N\_block$  are computed as:

$$Block\_Address = ceil(log_2(N_{block}))$$
 $Row\_Address = ceil(log_2(N_{wl}))$ 
 $N\_wl = min(N\_word, N\_bit)$ 
 $N\_block = ceil(\frac{N\_word}{N\_bit})$ 

# <sup>4.3</sup> | Bit Line Inverters, Pass Transistors and Precharge Transistors

In the total structure there are some pass transistor of n-type used to help the selection of the wanted memory cell.

• Bit Line Inverters: The area has been calculated as  $N_{bl}$  multiplied by the area of single p-type and n-type transistor p-type and n-type and then multiplied by the total number of read and write ports, while the volume is the area multiplied by the length. So:

$$\label{eq:local_state} \begin{split} \textbf{Inverter\_bl\_Area} &= (N\_port\_Wr + N\_port\_Rd) \cdot \cdot (N_{bl} \cdot Tr\_n\_Area + \\ &\quad + N_{bl} \cdot Tr\_p\_Area) \\ \textbf{Inverter\_bl\_Volume} &= Inverter\_bl\_Area \cdot L \end{split}$$

• Row Pass Transistors: The area has been calculated as  $N_{wl}$  multiplied by the area of single transistor and then multiplied by the total number of read and write ports, while the volume is the area multiplied by the length. So:

$$\mathbf{Pass\_Row\_Area} = (N\_port\_Wr + N\_port\_Rd) \cdot N_{wl} \cdot Tr\_n\_Area$$
 
$$\mathbf{Pass\_Row\_Volume} = Pass\_Row\_Area \cdot L$$

• Column Pass Transistors: The area has been calculated as  $N_{bl}$  multiplied by the area of single transistor and then multiplied by the total number of read ports, while the volume is the area multiplied by the length. So:

$$\mathbf{Pass\_Column\_Area} = N\_port\_Rd \cdot N_{bl} \cdot Tr\_n\_Area$$
 
$$\mathbf{Pass\_Column\_Volume} = Pass\_Column\_Area \cdot L$$

• Slice Pass Transistors: The area is the area of single transistor and then multiplied by the total number of read ports, while the volume is the area multiplied by the length. So:

Pass\_Slice\_Area = 
$$N_port_Rd \cdot Tr_n_Area$$
  
Pass\_Slice\_Volume =  $Pass_Slice_Area \cdot L$ 

• Precharge Transistors: The area has been calculated as  $N_{bl}$  multiplied by the area of single p-type transistor and then multiplied by the total number of read ports, while the volume is the area multiplied by the length. So:

Precharge\_Area = 
$$N_port_Rd \cdot N_{bl} \cdot Tr_p_Area$$
  
Precharge\_Volume =  $Precharge_Area \cdot L$ 

## 4.4 | Sense Amplifier

The area of the two *Sense Amplifiers* has been calculated as remembering the structure described in Chapter 2 and the volume is the area multiplied by the length. So:

$$\#Tr\_n\_SA = N_{bl} \cdot 3$$
  
 $\#Tr\_p\_SA = N_{bl} \cdot 3$ 

$$\mathbf{SA\_Area} = N\_port\_Rd \cdot (\#Tr\_n\_SA \cdot Tr\_n\_Area + \#Tr\_p\_SA \cdot Tr\_p\_Area)$$
 
$$\mathbf{SA\_Volume} = SA\_Area \cdot L$$

#### 4.5 | Total Area and Total Volume

The total area has been calculated has the sum of the area of the memory array and all the boundary circuits:

$$\label{eq:total_Area} \begin{split} \textbf{Total\_Area} &= Memory\_Array\_Area + Block\_Dec\_Area + Row\_Dec\_Area + \\ &+ Pass\_Row\_Area + Pass\_Column\_Area + Pass\_Slice\_Area + \\ &+ Inverter\ bl\ Area + SA\ Area \end{split}$$

The total volume has been calculated has the sum of the volume of the memory array and all the boundary circuits:

$$\label{eq:total_Volume} \begin{split} \textbf{Total\_Volume} &= Memory\_Array\_Volume + Block\_Dec\_Volume + Row\_Dec\_Volume + \\ &+ Pass\_Row\_Volume + Pass\_Column\_Volume + Pass\_Slice\_Volume + \\ &+ Inverter\ bl\ Volume + SA\ Volume \end{split}$$

## 4.6 | Simulation result

In order to verify the the computations made before, it has been made a simulation; in particular it has been reported two graphs in which are represented how the area and the volume change with the only value of  $N_{bit}$  since the assumption is that the Register File is a perfect cube. In particular, the array of values it has been considered for  $N_{bit}$  is [8, 16, 32, 64, 128].

The behaviours represented are reasonable: in the two graphs 4.3 and 4.4 there is a square dependency. Changing the value of this parameter, the total area increases quadratically and the volume increase quadratically too.

The obtained results are reported in the following figures.




Figure 4.3: Simulation of the Total Area value, varying the number of bit.




Figure 4.4: Simulation of the Total Volume value, varying the number of bit.

## Matlab code

## $_{5.1}$ | Parameters.m

```
clear all
    clc
3
    %TEST PARAMETERS
4
    %channel length
5
   L = 1.00E-07;
    %transistor width
    W = 1.00E-06;
    %ratio of mobilities pmos/nmos
    Beta = 2;
10
11
    %FILE PARAMETERS
12
    %output capacitance of the driver driving the gates of the pmos inside the precharge
13
     \hookrightarrow unit
             C_ext_pu_driver = 20E-16*L;
14
    %gate capacitante of a pmos inside the precharge unit
15
            Cg_pre = Beta*5E-16*L;
16
    %gate capacitance of the pmos equalizer inside the precharge unit
17
             Cg_equalizer = Beta*5E-16*L;
18
    %output resistance of the driver driving the gates of the pmos inside the precharge
19
     \hookrightarrow unit
             R_ext_pu_driver = 50;
20
    %equivalent resistance of the precharge pmos driving the bitline
21
            Req_pre_p = 200;
22
    %source capacitance of the precharge pmos driving the bitline
23
             Cs_pre = Beta*1.7E-16*L;
    %interconnect resistance per unit of length of the bitline
             BL r = 1.00E+07;
26
    %interconnect capacitance per unit of length of the bitline
```

```
BL c = 3.06E-11;
28
    %interconnect capacitance per unit of length of the wordline
29
        WL_c = 3.06E-11;
30
    % drain\ capacitance\ of\ the\ sense\ amplifier\ p-MOS\ transistor
31
             Cd_sa_p = Beta*1.7E-16*L;
32
    % drain\ capacitance\ of\ the\ sense\ amplifier\ n-MOS\ transistor
33
             Cd_sa_n = 1.7E-16*L;
34
    %gate capacitance of the sense amplifier p-MOS transistor
35
             Cg_sa_p = Beta*5E-16*L;
36
    %gate capacitance of the sense amplifier n-MOS transistor
37
             Cg_sa_n = 5E-16*L;
38
    %drain capacitance of the evaluation n-mos transistor in the block decoder
39
             Cd_bdec_n = 1.7E-16*L;
40
    %drain capacitance of the evaluation n-mos transistor in the row decoder
41
             Cd_rdec_n = 1.7E-16*L;
    %gate capacitance of a nmos inside the block decoder
43
             Cg bdec n = 5E-16*L;
44
    %gate capacitance of a nmos inside the row decoder
45
             Cg_rdec_n = 5E-16*L;
46
    %drain capacitance of the pass transistor at the end of the bitline and connecting it
47
     \hookrightarrow to the external
             Cd_blockpass = 1.7E-16*L;
48
    %equivalent resistance of a nmos in the block decoder
49
             Req_bdec_n = 200;
    %drain capacitance of the precharge pmos inside the dynamic block decoder
51
             Cd bdec pcharge = Beta*1.7E-16*L;
52
    %gate capacitance of the pmos inside the inverter on the output of the block
53
     \rightarrow decoder
             Cg_bdec_inv_p = Beta*5E-16*L;
54
    %qate capacitance of the nmos inside the inverter on the output of the block
55
     \rightarrow decoder
             Cg\_bdec\_inv\_n = 5E-16*L;
56
    %equivalent resistance of the pmos inside the inverter on the output of the block
     \hookrightarrow decoder
             Req_bdec_inv_p = 200;
58
    %drain resistance of the pmos inside the inverter on the output of the block
59
     \rightarrow decoder
             Cd_bdec_inv_p = Beta*1.7E-16*L;
60
    %drain resistance of the nmos inside the inverter on the output of the block
61
     \rightarrow decoder
             Cd_bdec_inv_n = 1.7E-16*L;
62
    %gate capacitance of a row pass transistor, on the output of the row decoder and

→ connecting it to the wordline
```

```
Cg_rowpass = 5E-16*L;
64
    %qate capacitance of the pass transistor at the end of the bitline and connecting it
65
    \hookrightarrow to the external
             Cg blockpass = 5E-16*L;
66
    %equivalent resistance of a nmos in the row decoder
67
             Req_rdec_n = 200;
68
    %drain capacitance of the precharge pmos inside the dynamic row decoder
69
             Cd_rdec_pcharge = Beta*1.7E-16*L;
70
    %gate capacitance of the pmos inside the inverter on the output of the row
71
    \rightarrow decoder
             Cg_rdec_inv_p = Beta*5E-16*L;
72
    %gate capacitance of the nmos inside the inverter on the output of the row
73
    \rightarrow decoder
             Cg_rdec_inv_n = 5E-16*L;
74
    %equivalent resistance of the pmos inside the inverter on the output of the row
    \rightarrow decoder
             Req rdec inv p = 200;
76
    %drain capacitance of the p_MOS of the inverter on the output of the row
77
    \rightarrow decoder
             Cd_rdec_inv_p = Beta*1.7E-16*L;
78
    %drain capacitance of the n_MOS of the inverter on the output of the row
79
    \rightarrow decoder
             Cd_rdec_inv_n = 1.7E-16*L;
80
    %equivalent resistance of a row pass transistor, on the output of the row decoder and

→ connecting it to the wordline

             Req rowpass = 200;
82
    %drain capacitance of a row pass transistor, on the output of the row decoder and
83

→ connecting it to the wordline

             Cd_rowpass = 1.7E-16*L;
84
    %equivalent resistance of the pull-down nmos inside the memory cell
85
             Req_cell_n = 200;
86
    %equivalent resistance of the memory cell access nmos transistor
87
             Req access n = 200;
88
    *gate capacitance of the memory cell access nmos transistor
89
             Cg_{access} = 5E-16*L;
90
    %drain capacitance of the memory cell access nmos transistor
91
             Cd_access = 1.7E-16*L;
92
    *source capacitance of the memory cell access nmos transistor
93
             Cs access = 1.7E-16*L;
94
    %percentage of voltage swing that makes the sense amplifier switch
95
             K_SA = 0.05;
96
    %input sense amplifier resistance
97
             Req_sa_mod_parallel = 100;
98
```

```
%equivalent resistance of a column pass transistor, at the end of the bitline and
99
     → connecting it to the external
             Req_colpass = 200;
100
     %equivalent resistance of the external driver forcing the value to be written on the
101
     \rightarrow bitlines
             Req_driver = 25;
102
     %output capacitance of the external driver forcing the value to be written on the
103

→ bitlines

104
             C_{driver} = 40E-16*L;
     %equivalent resistance of the pull-up pmos inside the memory cell
105
             Req cell p = 200;
106
     *gate capacitance of the pull-up pmos inside the memory cell
107
             Cg_cell_p = Beta*5E-16*L;
108
     %qate capacitance of the pull-down nmos inside the memory cell
109
             Cg_cell_n = 5E-16*L;
110
     %drain capacitance of the pull-up pmos inside the memory cell
111
             Cd cell p = Beta*1.7E-16*L;
112
     %drain capacitance of the pull-down nmos inside the memory cell
113
             Cd_cell_n = 1.7E-16*L;
114
     %number of words in the memory
115
             N_{word} = 128;
116
     %number of bits in each word
117
             N_{\text{bit}} = [8, 16, 32, 64, 128];
118
     %precharge voltage
119
             V_bl_prec = 1.2;
120
     %pass-transistor voltage
121
             V_{on_pt} = 1.2;
122
     %selected wordline voltage
123
             V_sel = 1.2;
124
     %unselected wordline voltage
125
             V_{unsel} = 0;
126
     %zero read voltage
127
             V_rd_0 = 0.8;
128
     %one read voltage
             V_rd_1 = 1.2;
130
     %programming bitline voltage
131
             V_prog = 1.2;
132
     %unprogramming bitline voltage
133
             V_unprog = 0;
134
     %Read frequency
135
         f_read = 5E6;
136
     %Write frequency
137
         f_write = 5E6;
138
```

```
%number of write ports
139
           N_port_Wr = 1;
140
    %number of read ports
141
           N_port_Rd = 2;
142
143
           Tr_n_Area = W*L;
144
145
           Tr_p_Area = Beta*Tr_n_Area;
146
    %distance between columns of transistor
147
           Pitch_pp = 3.00E-07;
148
149
150
151
    152
153
    154
    %%COMPUTATIONS
155
156
    for i=1:numel(N_bit_array)
157
       N_bit = N_bit_array(i);
158
159
           [ total_read_power, total_write_power, Total_delay_read, Total_delay_write]
160

→ = Register_File (C_ext_pu_driver, ...

           Cg_pre, ...
161
162
           Cg_equalizer, ...
           R_ext_pu_driver, ...
163
           Req_pre_p, ...
164
           Cs_pre, ...
165
           BL_r, ...
166
           BL_c, ...
167
       WL_c, ...
168
           Cd_sa_p, ...
169
           Cd_sa_n, ...
           Cg_sa_p, ...
171
           Cg_sa_n, ...
172
           Cd_bdec_n, ...
173
           Cd_rdec_n, ...
174
           Cg_bdec_n, ...
175
           Cg_rdec_n, ...
176
           Cd_blockpass, ...
177
178
           Req_bdec_n, ...
           Cd_bdec_pcharge, ...
           Cg_bdec_inv_p, ...
180
```

```
Cg_bdec_inv_n, ...
181
              Req_bdec_inv_p, ...
182
              Cd_bdec_inv_p, ...
183
              Cd_bdec_inv_n, ...
184
              Cg_rowpass, ...
185
              Cg_blockpass, ...
186
              Req_rdec_n, ...
187
              Cd_rdec_pcharge, ...
188
              Cg_rdec_inv_p, ...
189
              Cg_rdec_inv_n, ...
190
              Req_rdec_inv_p, ...
191
              Cd_rdec_inv_p, ...
192
              Cd_rdec_inv_n, ...
193
              Req_rowpass, ...
194
              Cd_rowpass, ...
195
              Req_cell_n, ...
196
              Req_access_n, ...
197
              Cg_access, ...
198
              Cd_access, ...
199
              Cs_access, ...
200
              K_SA, ...
201
              Req_sa_mod_parallel, ...
202
              Req_colpass, ...
203
              Req_driver, ...
204
              C_driver, ...
205
              Req_cell_p, ...
206
              Cg_cell_p, ...
207
              Cg_cell_n, ...
208
              Cd_cell_p, ...
209
              Cd_cell_n, ...
210
              N_word, ...
211
              N_bit,...
212
         V_bl_prec,...
              V_on_pt,...
^{214}
              V_sel,...
215
              V_unsel,...
216
              V_rd_0,...
217
              V_rd_1,...
218
              V_prog,...
219
              V_unprog,...
220
          f_read,...
221
          f_write,...
222
              N_port_Wr,...
223
```

```
N_port_Rd,...
224
            Tr_n_Area,...
225
            Tr_p_Area,...
226
            Pitch_pp);
227
228
            total_read_power_array(i) = total_read_power;
            total_write_power_array(i) = total_write_power;
230
            Total_delay_read_array(i) = Total_delay_read;
231
            Total_delay_write_array(i) = Total_delay_write;
232
        Total_area_array(i) = Total_delay_read;
233
            Total_volume_array(i) = Total_delay_write;
234
235
    end
236
    figure(1)
237
    xq= 8:1:128;
238
    239
     → interpolazione, s coordinate y punti interpolazione
    plot(N_bit_array,Total_delay_read_array, '*', xq, s)
240
    title('Total delay - read')
241
    xlabel('N_{bit}')
242
    ylabel('Delay')
243
    grid on
244
    print('delay_read','-depsc')
245
246
247
    figure(2)
    xq = 8:1:128;
248
    249
     → interpolazione, s coordinate y punti interpolazione
    plot(N_bit_array,Total_delay_write_array, '*', xq, s)
250
    title('Total delay - write')
251
    xlabel('N_{bit}')
252
    ylabel('Delay')
253
    grid on
    print('delay_write','-depsc')
255
256
    figure(3)
257
    xq = 8:1:128;
258
    \texttt{s = spline(N\_bit\_array,Total\_area\_array,xq);} ~ \textit{$xq$ coordinate $x$ punti interpolazione, $s$}
259
     → coordinate y punti interpolazione
    plot(N_bit_array,Total_area_array, '*', xq, s)
260
    title('Total area')
261
    xlabel('N_{bit}')
262
    ylabel('Area')
263
```

```
grid on
264
265
    figure(4)
266
    xq= 8:1:128;
267
    268
    \rightarrow s coordinate y punti interpolazione
    plot(N_bit_array,Total_volume_array, '*', xq, s)
269
    title('Total volume')
270
    xlabel('N_{bit}')
271
    ylabel('Volume')
272
    grid on
273
274
    figure(5)
275
    xq= 8:1:128;
276
    s = spline(N_bit_array,total_read_power_array,xq); %xq coordinate x punti
    → interpolazione, s coordinate y punti interpolazione
    plot(N_bit_array,total_read_power_array, '*', xq, s)
278
    title('Read Power')
279
    xlabel('N_{bit}')
280
    ylabel('Power')
281
    grid on
282
283
    figure(6)
284
    xq= 8:1:128;
    286
    → interpolazione, s coordinate y punti interpolazione
    plot(N_bit_array,total_write_power_array, '*', xq, s)
287
    title('Write Power')
288
    xlabel('N_{bit}')
289
    ylabel('Power')
290
    grid on
291
```

## $_{5.2}$ | Register\_File.m

```
Req_pre_p, ...
5
    Cs_pre, ...
6
    BL_r, ...
7
    BL_c, ...
8
    WL_c, ...
9
    Cd_sa_p, ...
10
    Cd_sa_n, ...
11
    Cg_sa_p, ...
12
    Cg_sa_n, ...
13
    Cd_bdec_n, ...
14
    Cd_rdec_n, ...
15
    Cg_bdec_n, ...
16
    Cg_rdec_n, ...
^{17}
    Cd_blockpass, ...
18
    Req_bdec_n, ...
19
20
    Cd_bdec_pcharge, ...
21
    Cg_bdec_inv_p, ...
    Cg_bdec_inv_n, ...
22
    Req_bdec_inv_p, ...
23
    Cd_bdec_inv_p, ...
24
    Cd_bdec_inv_n, ...
^{25}
    Cg_rowpass, ...
26
    Cg_blockpass, ...
27
    Req_rdec_n, ...
28
    Cd_rdec_pcharge, ...
29
    Cg_rdec_inv_p, ...
30
    Cg_rdec_inv_n, ...
31
    Req_rdec_inv_p, ...
32
    Cd_rdec_inv_p, ...
33
    Cd_rdec_inv_n, ...
34
    Req_rowpass, ...
35
    Cd_rowpass, ...
36
    Req_cell_n, ...
37
    Req_access_n, ...
38
    Cg_access, ...
39
    Cd_access, ...
40
    Cs_access, ...
41
    K_SA, ...
42
    Req_sa_mod_parallel, ...
43
    Req_colpass, ...
44
    Req_driver, ...
45
    C_driver, ...
46
    Req_cell_p, ...
```

```
Cg_cell_p, ...
48
    Cg_cell_n, ...
49
    Cd_cell_p, ...
50
   Cd_cell_n, ...
51
   N_word, ...
52
   N_bit,...
53
   V_bl_prec,...
54
   V_on_pt,...
55
   V_sel,...
56
   V unsel,...
57
   V_rd_0,...
58
   V_rd_1,...
59
   V_prog,...
60
   V_unprog,...
    f_read,...
62
   f_write,...
63
   N port Wr,...
64
   N_port_Rd,...
65
   Tr_n_Area,...
66
   Tr_p_Area,...
67
   Pitch_pp)
68
69
    70
71
    N_block = ceil(N_word/N_bit);
72
    N wl=min(N word, N bit);
73
    Block_Address= ceil(log2(N_block));
74
    Row_Address= ceil(log2(N_wl));
75
76
77
    %% GEOMETRY PARAMETERS - COMPUTED
78
    % width of the array of memory
79
            Area_BitCell=2*(N_port_Wr+N_port_Rd)*Tr_n_Area+2*(Tr_n_Area+Tr_p_Area);
80
           W=(2*(N_port_Wr+N_port_Rd)*Pitch_pp+sqrt(Area_BitCell))*N_bit+Pitch_pp*(N_bit-1);
81
    % length of the array of memory
82
           L=N_block*Pitch_pp; %ok
83
    % height of the array of memory
84
            H=((N_port_Wr+N_port_Rd)*Pitch_pp+sqrt(Area_BitCell))*N_bit+Pitch_pp*(N_bit-1);
85
    % length of bitline
86
       BL_length=H;
87
    % length of wordline
88
            WL_length=W;
90
```

```
%% COMMON PARAMETERS - COMPUTED
91
         Cd_bdec_eval=Block_Address*Cd_bdec_n;
92
         Cd_rdec_eval=Row_Address*Cd_rdec_n;
93
94
95
96
   %Computed Capacitances
97
   Cd_access_l=(Cd_access*N_wl)/BL_length;
98
   Cg_access_l=2*(Cg_access*N_bit)/WL_length;
99
   C_prec=C_ext_pu_driver+2*Cg_pre+Cg_equalizer;
100
   C_SA_in=Cd_sa_p+Cd_sa_n+Cg_sa_p+Cg_sa_n;
101
   C_bl=Cs_pre+BL_length*BL_c+Cd_access*N_wl+C_SA_in;
102
   C_bl_write=C_ext_pu_driver+BL_length*BL_c+Cd_access*N_wl;
103
   C_wl=Cd_rowpass+WL_c*WL_length+2*Cg_access*N_bit;
104
   C_block_stack=Cg_bdec_n*Block_Address*N_block;
105
   Cd_block_dec=Cd_bdec_pcharge+Cd_bdec_eval+Cg_bdec_inv_p+Cg_bdec_inv_n;
106
   C_row_stack=Cg_rdec_n*Row_Address*N_wl;
107
   Cd_row_dec=Cd_rdec_pcharge+Cd_rdec_eval+Cg_rdec_inv_p+Cg_rdec_inv_n;
108
109
   110
   %READ ENERGY
111
   112
   total_read_energy=0;
113
114
   115
   %Precharge path
116
   117
118
   %Precharge unit energy
119
         total_read_energy=0.5*C_prec*((V_on_pt)^2)*N_bit+total_read_energy;
120
121
   %Bit line charge energy
122
         total_read_energy=0.5*C_bl*(2*(V_bl_prec)^2)*N_bit+total_read_energy; %for
          → both bit lines
124
   125
   %Cell selecting path (DECODERS)
126
   127
128
   %Block decoder evaluation stack charge energy
129
130
         total_read_energy=0.5*C_block_stack*(V_on_pt^2)+total_read_energy;
   %Block decoder energy
132
```

```
total_read_energy=0.5*Cd_block_dec*(V_on_pt^2)+total_read_energy;
133
134
   %Row decoder evaluation stack charge energy
135
        total_read_energy=0.5*C_row_stack*(V_on_pt^2)*N_block+total_read_energy;
136
137
138
   %Row decoder energy
        total_read_energy=0.5*Cd_row_dec*(V_sel^2+(N_wl-1)*V_unsel^2)*N_block+total_read_energy;
139
140
   "Selection block energy
141
        total read energy=
142

→ 0.5*(Cg_rowpass*N_wl+Cg_blockpass*N_bit)*V_on_pt^2+total_read_energy;

143
   %Selected and Unselected Word lines energy
144
        total_read_energy=0.5*C_wl*(V_sel^2+(N_wl-1)*V_unsel^2)+total_read_energy;
146
   147
   %Sensing path
148
   149
150
   %Bit line discharge energy (sensing energy is included)
151
        total_read_energy=0.5*C_bl*V_bl_prec*(abs(V_bl_prec-V_rd_0)+abs(V_bl_prec-V_rd_1))*N_bit+tot
152
153
   % energy of the sense amplifier
154
        total_read_energy=
155
        156
   total_read_power = total_read_energy*f_read;
157
158
159
160
   161
   %WRITE ENERGY
162
   163
164
   165
   %Precharge path
166
   167
   total_write_energy=0;
168
   %Load charge energy
169
        total_write_energy=0.5*C_bl_write*((V_prog)^2+(V_unprog)^2)*N_bit+total_write_energy;
170
171
   %Cell selecting path (DECODERS)
173
```

```
174
175
     %Block decoder evaluation stack charge energy
176
             total_write_energy=0.5*C_block_stack*(V_on_pt^2)+total_write_energy;
177
178
179
     %Block decoder energy
             total_write_energy=0.5*Cd_block_dec*(V_on_pt^2)+total_write_energy;
180
181
     %Row decoder evaluation stack charge energy
182
             total_write_energy=0.5*C_row_stack*(V_on_pt^2)*N_block+total_write_energy;
183
184
185
     %Row decoder energy
             total_write_energy=0.5*Cd_row_dec*(V_sel^2+(N_wl-1)*V_unsel^2)*N_block+total_write_energy;
186
187
     "Selection block energy
188
             total_write_energy= 0.5*(Cg_rowpass*N_wl)*(V_on_pt^2)+total_write_energy;
189
190
     "Selected and Unselected Word lines energy
191
             total_write_energy=0.5*C_wl*(V_sel^2+(N_wl-1)*V_unsel^2)+total_write_energy;
192
193
      total_write_power = total_write_energy*f_write;
194
195
     196
     %% DELAY
     198
199
     %READ DELAY
200
     %total delay: computed in a read operation (which includes also a precharge
201
     %operation)
202
     del=0;
203
204
     %Delay to activate precharge unit - RC delay
205
         del = del + R_ext_pu_driver*(C_ext_pu_driver+2*Cg_pre+Cg_equalizer);
206
207
     %Precharge delay - Bakoglu delay
208
             Rd=Req_pre_p;
209
             Cd=Cs_pre;
210
             r=BL_r;
211
             c=BL_c+Cd_access_1;
212
             1=BL_length;
213
             \label{eq:cl} $\operatorname{Cl}=(\operatorname{Cd}_{\operatorname{sa}_{\operatorname{p}}}+\operatorname{Cd}_{\operatorname{sa}_{\operatorname{n}}}+\operatorname{Cg}_{\operatorname{sa}_{\operatorname{p}}}+\operatorname{Cg}_{\operatorname{sa}_{\operatorname{n}}})+\operatorname{Cd}_{\operatorname{blockpass}};
214
         del = del + ((Rd*(Cd+c*l+Cl)+r*l*Cl)+0.377/0.69*(r*c*l^2));
216
```

```
%Block decoder delay - Gate delay
217
             Req_n=Req_bdec_n;
218
             Cd=Cd_bdec_pcharge+Cd_bdec_eval;
219
             Cl=Cg_bdec_inv_p+Cg_bdec_inv_n;
220
             Stack_n=Block_Address;
221
             R_n=Stack_n*Req_n;
         del_block_dec=R_n*(Cd+C1);
223
224
     %Inverter on block decoder's output delay - Gate delay
225
             Req p=Req bdec inv p;
226
             Cd=Cd_bdec_inv_p+Cd_bdec_inv_n;
227
             Cl=N_wl*Cg_rowpass+2*N_bit*Cg_blockpass;
228
             Stack_p=1;
229
             R_p=Stack_p*Req_p;
230
             del_block_inv = R_p*(Cd+C1);
232
     %Row decoder delay - Gate delay
233
             Req n=Req rdec n;
234
             Cd=Cd_rdec_pcharge+Cd_rdec_eval;
235
             Cl=Cg_rdec_inv_p+Cg_rdec_inv_n;
236
             Stack_n=Row_Address;
237
             R_n=Stack_n*Req_n;
238
         del_row_dec=R_n*(Cd+Cl);
239
240
     %Word line charge delay - Elmore delay (l'inverter del decoder di riga lo considero
241
     \hookrightarrow qui)
             Req_inv=Req_rdec_inv_p;
242
             Cd_inv=Cd_rdec_inv_p+Cd_rdec_inv_n;
243
             Req_pass=Req_rowpass;
244
             Cd_pass=Cd_rowpass;
245
             Cl=2*Cg_access_l*WL_length;
246
             del_row_inv = (Req_inv*(Cd_inv+Cd_pass+Cl)+Req_pass*(Cd_pass+Cl));
247
     Bit line discharge delay (the 0.05 factor is the fraction of the bit line
249
     %delay that influences the total delay, because afterwards the sense
250
     %amplifier is triggered. About 5-10 mV should be the initial differential
251
     %signal for the sense amplifier) - Distributed delay
252
             Rd=Req_cell_n+Req_access_n;
253
             Cd=Cd access;
254
             r=BL_r;
255
256
             c=BL_c+Cd_access_1;
             1=BL_length;
             Cl=Cd_sa_p+Cd_sa_n+Cg_sa_p+Cg_sa_n+Cd_blockpass;
258
```

```
del= del + K_SA*((Rd*(Cd+c*l+Cl)+r*l*Cl)+0.377/0.69*(r*c*l^2));
259
260
     %Sense amplifier delay
261
         del= del +
262

→ Req_sa_mod_parallel*(Cd_sa_p+Cd_sa_n+Cg_sa_p+Cg_sa_n+(BL_c*BL_length)+Cd_blockpass);

263
     %Column pass transistor and block transistor delay (after switching of SA) - Elmore
264
     \hookrightarrow delay
              Req_pass=Req_colpass;
265
              Cd_pass=Cd_blockpass;
266
                            %assumo condizione a vuoto
              Cl=0:
267
              del = del + (Req_pass*(Cd_pass+Cl));
268
269
     if(del_block_dec>del_row_dec)
270
              del=del_block_dec+del;
     else
272
              del=del row dec+del;
273
     end
274
275
     if(del_block_inv>del_row_inv)
276
              del=del_block_inv+del;
277
     else
278
              del=del_row_inv+del;
279
280
     end
281
     Total delay read=0.69*del;
282
283
     %WRITE DELAY
284
     %Block decoder delay - Gate delay
285
              Req_n=Req_bdec_n;
286
              Cd=Cd_bdec_pcharge+Cd_bdec_eval;
287
              Cl=Cg_bdec_inv_p+Cg_bdec_inv_n;
288
              Stack_n=Block_Address;
              R_n=Stack_n*Req_n;
290
         del_block_dec=R_n*(Cd+Cl);
291
292
     %Inverter on block decoder's output delay - Gate delay
293
              Req_p=Req_bdec_inv_p;
294
              Cd=Cd_bdec_inv_p+Cd_bdec_inv_n;
295
              Cl=N_wl*Cg_rowpass;
296
              Stack_p=1;
297
              R_p=Stack_p*Req_p;
              del_block_inv = R_p*(Cd+C1);
299
```

```
300
     %Row decoder delay - Gate delay
301
              Req_n=Req_rdec_n;
302
              Cd=Cd_rdec_pcharge+Cd_rdec_eval;
303
              Cl=Cg_rdec_inv_p+Cg_rdec_inv_n;
304
              Stack_n=Row_Address;
305
              R_n=Stack_n*Req_n;
306
         del_row_dec=R_n*(Cd+C1);
307
308
     Word line charge delay - Elmore delay (l'inverter del decoder di riga lo considero
309
     \hookrightarrow qui)
              Req_inv=Req_rdec_inv_p;
310
              Cd_inv=Cd_rdec_inv_p+Cd_rdec_inv_n;
311
              Req_pass=Req_rowpass;
312
              Cd_pass=Cd_rowpass;
              Cl=2*Cg_access_l*WL_length;
314
              del_row_inv = (Req_inv*(Cd_inv+Cd_pass+Cl)+Req_pass*(Cd_pass+Cl));
315
316
     if(del_block_dec>del_row_dec)
317
              del=del_block_dec;
318
     else
319
              del=del_row_dec;
320
321
     end
322
323
     if(del_block_inv>del_row_inv)
              del=del block inv+del;
324
     else
325
              del=del_row_inv+del;
326
     end
327
328
     %Driver delay - Bakoglu delay
329
              Rd=Req_driver;
330
              Cd=C_driver;
              r=BL_r;
332
              c=BL_c+Cd_access_1;
333
              1=BL_length;
334
              C1=0;
335
         del = del + ((Rd*(Cd+c*l+Cl)+r*l*Cl)+0.377/0.69*(r*c*l^2));
336
337
     %Cell delay
338
     tau_1=1/(1/Req_cell_p+1/Req_access_n)*(Cg_cell_p+Cg_cell_n+Cd_cell_p+Cd_cell_n+Cs_access);
339
     tau_2=Req_cell_p*(Cg_cell_p+Cg_cell_n+Cd_cell_p+Cd_cell_n+Cs_access);
340
     del= del + 4*tau_1 + tau_2;
341
```

```
342
    Total_delay_write=0.69*del;
343
344
    345
    %% AREA AND VOLUME
346
    % block decoder
348
           n_Tr_n_Block_Dec = Block_Address*N_block+N_block+Block_Address;
349
           n_Tr_p_Block_Dec = 2*N_block+Block_Address;
350
           Block_Dec_Area = n_Tr_n_Block_Dec*Tr_n_Area + n_Tr_p_Block_Dec*Tr_p_Area;
351
    % row decoder
352
           n_Tr_n_Row_Dec =
353
           → Row_Address*N_wl+N_wl+Row_Address;
           n_Tr_p_Row_Dec = 2*N_wl+ Row_Address;
354
           Row_Dec_Area = (N_port_Wr+N_port_Rd)*(n_Tr_n_Row_Dec*Tr_n_Area +
355
           % inverter bitline
356
           Inv_bl_Area = (N_port_Wr+N_port_Rd)*(N_bit*Tr_n_Area +
357
           % pass_block_row
358
           n_Tr_n_pass_row_Area =
359
           % pass_block_block
360
           n_Tr_n_pass_block_Area =
361

→ N_block*N_port_Rd*Tr_n_Area;

    % precharge p mos
362
           n_Tr_p_precharge_Area =
363
           → N_port_Rd*N_bit*(3*Tr_p_Area);
    % sense amplifier
364
          n_Tr_n_SA = N_bit*3;
365
           n_Tr_pSA = N_bit*3;
366
           SA_Area = N_port_Rd*(n_Tr_n_SA*Tr_n_Area +
367
           368
    "Boundary component area (block decoder, row decoder, sense amplifier, pass
369
    → transistors, precharge_p_mos)
           Area_bound_comp =
                                 Block_Dec_Area + Row_Dec_Area + SA_Area +...
370
                                             n_Tr_n_pass_row_Area +
371
                                              \rightarrow n_Tr_n_pass_block_Area +...
                                             n_Tr_p_precharge_Area + Inv_bl_Area;
372
    "Boundary component Volume (block decoder, row decoder, colum decoder, sense
373
    → amplifier, pass transistors, precharge_p_mos)
```

```
Volume_bound_comp = Area_bound_comp*L;
                                                                        %first output from the
374

    function

375
     % array area
376
             Area_memory=H*W;
377
     % array volume
             Volume_memory=Area_memory*L;
379
                                                             %Second output from the function
380
     % total area (total number of transistor * area of single transistor)
381
         Total_area = Area_memory + Area_bound_comp;
382
     % total volume (sum of volumes memory and boundary component)
383
             Total_volume = Volume_memory + Volume_bound_comp;
                                                                                   %Third
384
              \hookrightarrow output from the function
385
386
     end
```