

Impact of Technology Scaling on the Minimum Energy Point for FinFET Based Flip-Flops

Osama Abdelkader¹, Hassan Mostafa^{2,3}, Hamdy Abdelhamid³, Ahmed Soliman²

¹Mentor Graphics Corporation,

²Electronics and Communications Engineering Department, Cairo University, Giza, Egypt,

³Center of Nano-electronics and Devices, AUC and Zewail City of Science and Technology, Egypt

Abstract—Analysis of FinFET based transmission gate (TG), sense amplifier (SA), and semi dynamic (SD) Flip-flops metrics are evaluated with technology scaling from 20nm down to 7nm technology node. The impact of supply voltage variation on delay, power, and energy is reported. The power delay product of Flip-flops is enhanced with technology scaling. The optimum supply voltage value at each technology node from minimum energy perspective is evaluated which is used by the industry to optimize logic and memory circuitry designs. For instance, considering the 7nm TG Flip-flop, the optimum supply voltage from energy saving point of view occurs at 0.65V. The work also characterizes each Flip-flop according to the obtained simulation results. SD Flip-flop has the best performance, however it exhibits high power consumption. TG Flip-flop is the best choice from power dissipation perspective, but it has high clock load. SA Flip-flop has a very useful feature of monotonous transitions at the outputs, which drives fast domino logic, however it might have glitches and it is the most vulnerable to soft errors.

I. INTRODUCTION

Short channel effects (SCEs) and process variations are great challenges facing CMOS technology that leads to searching for emerging devices like FinFET and CNFET [1]. FinFET has a promising future to keep on the technology scaling trend for future generations of beyond 22 nm technologies [2]. FinFET devices offer superior scalability [3], lower gate leakage current [4], excellent control of short-channel effects [5], and relatively immunization to gate line-edge roughness [6]. The tri-gate FinFET provides a symmetric device architecture where the channel is controlled by gate from three sides of the Si film. Since the gate control is increased, the requirements on the Si film thickness are relaxed as compared to single gate or double gate MOSFET. Compared to FDSOI MOSFET or double gate FinFET, Tri-gate FinFETs are better due to the increased electrostatics controllability [7]. So we can efficiently control the short channel effects and also further scaling is possible to meet the ITRS [8] trends.

Flip-flops and latches are used as data storage elements, they are the basic building blocks of sequential logic circuits and digital circuits [9]. Flip-flop is an essential part of

programmable logic devices (PLD), field programmable gate array (FPGA), and system on chip (SoC). Flip-flops also can be used for synchronization purposes.

Some studies have discussed analysis of predictive technology models (PTM) circuits with technology scaling [10-13]. For instance, a simulation study for PTM ring oscillator and basic logic gates is discussed [10]. Other studies have discussed analysis of process variations impact on Flip-flops. For instance, analysis of process variation impact on CMOS Flip-flops soft error rate is discussed [14]. In this work, we report supply voltage impact on four FinFET based Flip-flops topologies performance and power at different technology nodes starting from 20 nm down to 7 nm, and we determine the optimum supply voltage from energy consumption point of view at each technology node as the optimum supply voltage is used by the industry to optimize logic and memory circuitry designs.

This paper is organized as follows. Simulation setup is presented in Section II. Tri-gate FinFET based Flip-flops simulation results and discussions are presented in Section III. Evaluation of FinFET Flip-flops performance is presented in section IV. Some conclusions are drawn in Section V.

II. SIMULATION SETUP

In this paper, Low-standby power devices (LSTP) predictive technology models (PTM-MG) [15] based on BSIM-CMG for Multi-gate devices (Tri-gate FinFET) are used from 20 nm down to 7 nm technology node. A scaling strategy is adopted according to the PTM models which involves: scaling of the channel length (L), scaling of the supply voltage (V_{DD}), fin thickness (T_{fin}), and fin height (H_{fin}). For tri-gate FinFET devices the effective channel width is given by:

$$W = N_{fin}(2H_{fin} + T_{fin}) \quad (1)$$

We studied the performance and the power consumption of the Flip-flops topologies at room temperature within a supply voltage range from 0.5V to 1V with 0.05V step at technology nodes from 20nm down to 7nm. Pseudo-random sequence with equal probability of all transitions (data

activity rate = 0.5) is considered in power consumption calculation to reflect average internal power consumption given the uniform data distribution.

PTM-MG used the published results from foundries such as Intel, TSMC, and IBM [16-19] to extract the fitting PTM parameters such as DIBL, sub-threshold slope by fine-tuning both primary parameters (Gate length, Fin thickness, Fin height, and Fin pitch) and secondary parameters (Gate work function, channel doping, source-drain channel coupling, and DIBL coefficient) [11] to match on-current and off-current of the published results.

For future technologies (Beyond 14nm) PTM-MG model cards are developed using ITRS as a reference. The off-current for 14nm technology node and below is expected to be ($I_{off}=0.01\text{nA}/\mu\text{m}$ for LSTP and $100\text{nA}/\mu\text{m}$ for HP) according to ITRS trends [8]. The difference between ITRS off-current and PTM off-current impact on transmission gate flip-flop (TG-FF) metrics is evaluated and plotted in figures 1-2.




Fig 1. ITRS off-current and PTM off-current impact on TG-FF power.




Fig 2. ITRS off-current and PTM off-current impact on TG-FF delay.

This means that simulation results using nominal PTM-MG parameters have slight deviation from fabricated devices with ITRS off-current. For instance, 7nm PTM TG-FF has power with 5% deviation from similar device with ITRS off-current.

III. TRI-GATE FINFET BASED FLIP-FLOPS SIMULATION RESULTS AND DISCUSSIONS

A. Transmission gate Flip-flop (TG-FF)

Transmission gate Flip-flop in Fig. 3 is simulated using device parameters listed in Table 1. Power delay product of transmission gate Flip-flop versus supply voltage at each technology node is drawn in Fig. 4.




Fig. 3. Transmission gate Flip-Flop

Table 1: The simulated device parameters of TG-FF

Device	TG-FinFET				
L(nm)	20	16	14	10	7
T_{fin}	15	12	10	8	6.5
H_{fin}	28	26	23	21	18
N_{fin}	1	1	1	1	1




Fig. 4. TG-FF power delay product versus supply voltage with technology scaling from 20nm to 7nm node

From Fig. 4, the transmission gate Flip-flop optimum (minimum) power delay product (PDP) value at different technology nodes from 20nm down to 10nm occurs at 0.7V supply voltage. However, for the 7nm technology node at 0.65V supply voltage optimum power delay product is achieved. Figure (4) also shows that PDP trends of TG FF are improved with technology scaling.

B. Sense Amplifier Flip-flop (SA-FF)

Sense Amplifier Flip-flop shown in Fig. 5 is simulated using device parameters in Table 1 (with $N_{fin} = 2$ for pmos). Power delay product of SA Flip-flop versus supply voltage at each technology node is illustrated in Fig. 6.




Fig.5. Sense Amplifier Flip-Flop




Fig. 6. SA-FF and SD-FF power delay product versus supply voltage with technology scaling from 20nm to 7nm node (the solid lines are for SA-FF, and the dotted lines are for SD)

From Fig. 6, sense amplifier Flip-flop optimum power delay product for technology nodes from 20nm to 16nm occurs at 0.75V supply voltage, however for technology nodes 14nm and 10nm it occurs at 0.7V supply, and for 7nm technology node it occurs at 0.65V supply. From the Figure we also can obtain that PDP trends of SA FF are enhanced with technology scaling.

C. Semi Dynamic Flip-flop (SD-FF)

Semi Dynamic Flip-flop shown in Fig. 7 is simulated using device parameters in Table 2. Power delay product of SD Flip-flop versus supply voltage at each technology node is illustrated in Fig. 6.




Fig. 7. Semi Dynamic Flip-Flop

Table 2: The simulated device parameters of SD-FF

Device	TG-FinFET				
L(nm)	20	16	14	10	7
H_{fin}	28	26	23	21	18
N_{fin} (1)	25	22	22	18	15
N_{fin} (2)	7	6	6	5	4
N_{fin} (3)	5	4	4	3	3
N_{fin} (4)	1	1	1	1	1

Observing SD Flip-flop energy, semi dynamic Flip-flop optimum (minimum) supply voltage from power delay product (energy) perspective for technology nodes from 20nm and 7nm occurs at 0.65V. SD Flip-flop PDP trends also decrease with technology scaling.

IV. EVALUATION OF FINFET FLIP-FLOPS PERFORMANCE

We evaluated Tri-gate FinFET based Flip-flops performance according to many factors and metrics such as:

1. Soft Errors Rate

This minimum value of the charge collected ($Q_{collected}$), is called a critical charge ($Q_{critical}$) which can be used as a measure of memory element vulnerability to soft errors. $Q_{critical}$ can be modeled as a measure of the SER for different flip-flops topologies. The recombination of the collected charges results in a very short duration current pulse which might cause soft error [14].

The critical charge is calculated at all nodes of each flip-flop for the 1-to-0 flip and the 0-to-1 flip at the output node. Then, the node that has the smallest critical charge is selected as the most susceptible node to soft errors (Node X in Fig. 3, and Fig. 7, and S in Fig. 5). Soft Errors Rate (SER) of the different four Flip-flops types at the nominal supply voltage of each technology node is reported in Table 3.

Table 3. Soft errors rate in different Topology (In coulombs)

Tech. node	20nm	16nm	14nm	10nm	7nm
Nominal supply	0.9V	0.85V	0.8V	0.75V	0.7V
TG	1.25f	1.25f	1.25f	1f	0.75f
SA	0.25f	0.25f	0.25f	0.25f	0.25f
SD	2.5f	2f	2f	1.75f	1.25f

From Table 3, the sense amplifier (SA) Flip-flop is the most vulnerable Flip-flop to soft errors, while semi dynamic (SD) Flip-flop is the least vulnerable Flip-flop to soft errors. Also technology scaling impact on SER of FinFET exhibits a similar trend to CMOS technology (SER is decreased with technology scaling in both of CMOS and FinFET).

1. Operations Delay

Delay (Clk-Q) is an essential parameter in evaluating the performance of Flip-flops. Our study shows that Flip-flops performance is enhanced with increasing the supply voltage,

for 7nm TG Flip-flop increasing the supply voltage from 0.5V to 1V the performance is enhanced by a factor of 3.14 of its value at 0.5V.

2. Power consumption

The power is continuously decreasing with scaling down the technology as a result of shrinking the channel length and the scaling of the supply voltage.

The study also shows that Flip-flops power dissipation is increased with increasing the supply voltage, for 7nm TG Flip-flop the supply voltage from 0.5V to 1V the power dissipation at 1V supply voltage is 4.55 times its value at 0.5V.

3. Power Delay Product

By observing power delay product trends with technology scaling, we can get the optimum supply voltage for each Flip-flop topology with technology scaling from 20nm to 7nm. The study also shows that PDP of each Flip-flop topology is enhanced with technology scaling.

4. Design Insights

In this section we recommend each Flip-flop for a specific application according to the obtained simulation results (Not listed) such as:

Semi dynamic (SD) Flip-flop is the fastest one of the four types, also it has negative setup time, so it is very good choice for high performance systems (within available power budget), however it is the most power consuming and has hold time.

Transmission gate (TG) Flip-flop is the least power consuming compared to the other Flip-flops, it has positive setup time and small clock to output delay and it has the minimum number of transistors compared to other two types, however its Clock load is high.

Sense Amplifier (SA) Flip-flop has a very useful feature of monotonous transitions at the outputs, which drives fast domino logic; however its rise and fall times not only degrade speed but also cause glitches in succeeding logic stages, which increases total power consumption. SA-FF is the most vulnerable Flip-flop to soft errors. The reason for that is due to its small flipping time [14]. The least vulnerable Flip-flop to soft errors is SD-FF.

V. CONCLUSION

The performance of FinFET Flip-flops is evaluated with technology scaling. The impact of supply voltage on basic performance metrics is reported. The results show that, TG, SA, and SD Flip-flops have better performance and power with technology scaling, also the optimum supply voltage from energy saving perspective for each technology node is reported. The study also shows SER values for each Flip-flop topology with technology scaling.

Some design insights and Flip-flop choice recommendation are obtained and reported. For instance, SD FF is the best choice for high performance designs. From

power consumption point of view, TG-FF is the best choice since it is the least power consuming Flip-flop among the three discussed topologies.

ACKNOWLEDGEMENT

This research was partially funded by Zewail City of Science and Technology, AUC, the STDF, Intel, Mentor Graphics, ITIDA, SRC, ASRT and MCIT.

REFERENCES

- [1] H Abd-Elhamid, B Iñiguez, and J Roig, "Analytical predictive modeling for the study of the scalability limits of multiple gate MOSFETs", *Solid-State Electronics Journal*, Vol. 51, April, 2007.
- [2] J.W. Yang and J.G. Fossum, "On the feasibility of nano-scale triple gate transistors," *IEEE Trans. Electron Device Letters*, vol. 52, no. 6, pp. 1159-1164, Jun 2005.
- [3] Tiansong Cui; Qing Xie; Yanzhi Wang; Nazarian, S.; Pedram, M., "7nm FinFET standard cell layout characterization and power density prediction in near- and super-threshold voltage regimes," *Green Computing Conference (IGCC), 2014 International*, vol., no., pp.1,7, 3-5 Nov. 2014.
- [4] L. Chang et. al., "Reduction of direct-tunneling gate leakage current in double-gate and ultra-thin body MOSFETs," *IEDM*, 2001.
- [5] B. Yu et. al., "FinFET scaling to 10 nm gate length", *IEDM* 2002.
- [6] A.R. Brown, A. Asenov, J. R. Watling, "Intrinsic fluctuations in sub 10-nm double-gate MOSFETs introduced by discreteness of charge and matter," *IEEE Transactions on Nanotechnology*, vol.1, no.4, pp.195-200, Dec 2002.
- [7] H Abd-Elhamid, B Iñiguez, and J Roig "A 3-D Analytical Physically- Based Model for SCEs in Undoped FinFETs," *IEEE TRANSACTIONS ON ELECTRON DEVICES Journal*, VOL. 54, NO. 9, SEPTEMBER, 2007.
- [8] "International Technology Roadmap of Semiconductors," <http://www.itrs.net/Links/2013ITRS/Home2013.htm>, 2013.
- [9] Esmacili, S.E.; Al-Khalili, A.J., "10 GHz throughput FinFET dual-edge triggered flip-flops," *Electrical and Computer Engineering (CCECE), 2014 IEEE 27th Canadian Conference on*, vol., no., pp.1,4, 4-7 May 2014.
- [10] S. Sinha, B. Cline, G. Yeric, V. Chandra, and Y. Cao, "Design benchmarking to 7nm with FinFET predictive technology models", in *Proc. ISLPED*, 2012, pp.15-20.
- [11] Sinha, S.; Yeric, G.; Chandra, V.; Cline, B.; Yu Cao, "Exploring sub-20nm FinFET design with Predictive Technology Models," *Design Automation Conference (DAC), 2012 49th ACM/EDAC/IEEE*, vol., no., pp.283,288, 3-7 June 2012.
- [12] Z. Jakšić, R. Canal, Effects of FinFET Technology Scaling on 3T and 3T1D Cell Performance Under Process and Environmental Variations, 3rd Workshop on Workshop on Resilient Architectures, in conjunction with the 45th Annual IEEE/ACM International Symposium on Microarchitecture, Vancouver (Canada), December 2012.
- [13] Amat, E.; Almudever, C.G.; Aymerich, N.; Canal, R.; Rubio, A., "Impact of FinFET Technology Introduction in the 3T1D-DRAM Memory Cell," *Device and Materials Reliability, IEEE Transactions on*, vol.13, no.1, pp.287,292, March 2013.
- [14] Mostafa, H., M. Anis, and M. Elmasry, "Comparative analysis of process variation impact on flip-flops soft error rate", *Quality Electronic Design*, 2009.
- [15] Predictive Technology Model (PTM). <http://ptm.asu.edu/>.
- [16] J. Kavalieros et al., "Tri-gate transistor architecture with high-k gate dielectrics, metal gates and strain engineering," in *VLSIT*, 2006, pp. 50 -51.
- [17] C. Wu et al., "High performance 22/20nm _nfet cmos devices with advanced high-k/metal gate scheme," in *IEDM*, dec. 2010, pp. 27.1.1 - 27.1.4.
- [18] C.-Y. Chang et al., "A 25-nm gate-length finfet transistor module for 32nm node," in *IEDM*, dec. 2009, pp. 1 -4.
- [19] T. Yamashita et al., "Sub-25nm _nfet with advanced fin formation and short channel e _ect engineering," in *VLSIT*, june 2011, pp. 14 -15.