# Contents

1	Intr	$\operatorname{roduction}$ 1					
	1.1	Introduction to the laboratory experience					
	1.2	Structure explanation					
	1.3	Behavior of the memory					
2	Del	$\mathbf{a}\mathbf{y}$					
	2.1	Delay computation					
		2.1.1 Precharge unit delay					
		2.1.2 Block decoder delay					
		2.1.3 Row decoder					
		2.1.4 Bit line delay					
		2.1.5 Sense amplifier delay					
		2.1.6 Delay of the column pass transistor and of the slice transistor 13					
		2.1.7 Total delay					
	2.2	Simulation result					
3	Power Analysis 15						
	3.1	Capacitance modeling					
		3.1.1 Floating gate transistor capacitances					
		3.1.2 Lines capacitances					
		3.1.3 Decoders capacitance					
		3.1.4 Sense Amplifier					
	3.2	Read Dynamic Power					
		3.2.1 Decoding stage					
		3.2.2 Precharge					
		3.2.3 Read operation					
		3.2.4 Sense Amplifier					
		3.2.5 Total Power					
	3.3	Write Dynamic Power					
	3.4	Erase power					
	3.5	Simulation results					

# CONTENTS

4	Area and Volume			
	4.1	Memory array	24	
	4.2	Decoders	26	
	4.3	Pass Transistors and Precharge Transistors	27	
	4.4	Sense Amplifier	28	
	4.5	Total Area and Total Volume	28	
	4.6	Simulation result	29	
5	Matlab code			
	5.1	InputParameters.m	32	
	5.2	Memories3D.m	44	

# List of Figures

Block structure of the memory	2
	3
Detailed memory scheme	5
Core of the dynamic NAND decoder	7
Full scheme of the memory	8
Row decoder and block decoder timing	9
Elmore model for the wordline delay	10
	12
Elmore model for the pass transistors delay	13
Simulation of the delay varying the size of the memory array	14
Read Dynamic Power and Write Dynamic Power versus $N_{wl}, N_{bl}$	22
Erase Dynamic Power versus $N_{wl}, N_{bl}$	22
Read Dynamic Power and Write Dynamic Power versus $N_{slice}$	23
Erase Dynamic Power versus $N_{slice}$	23
Simplified memory structure	24
Stack structure	25
Simulation of the Total Area value, varying the size of the memory array .	29
Simulation of the Total Volume value, varying the size of the memory array	30
Simulation of the Total Area value, varying the number of slice	30
Simulation of the Total Volume value, varying the number of slice	31
	Core of the dynamic NAND decoder $ Full \ scheme \ of the \ memory$

Introduction

# 1.1 | Introduction to the laboratory experience

This project aims to estimate the characteristics of a 3D NAND memory array based on Traditional Planar Transistors through a MATLAB script.

The outputs of the model are:

- Delay during a precharge and read operation
- Power consumption due to a read operation
- Power consumption due to a write operation
- Power consumption due to an erase operation
- Area and Volume

# 1.2 | Structure explanation

The 3D NAND memory exploits the vertical dimension to increase the bit density of the array. From a logical point of view, the model is represented by a series of memory blocks called "slices" that together form the array, as shown in fig. 1.1. Every slice works like a traditional planar NAND memory block. So, after selecting a slice, the behaviour of the memory is the same as a planar one. All around the memory slices there are some pieces of circuit (Decoders) used to select the desired memory cell, plus other circuits, like Sense Amplifiers and Precharge Units, as shown in fig. 1.2.




Figure 1.1: Block structure of the memory

The elements that dissipate energy are:

- String select line (SSL)
- Ground select line (GSL)
- Bitlines (BLs)
- Wordlines (WLs)
- Slice enable transistors (SETs)
- String select transistor (SST)
- Ground select transistor (GST)
- Floating gate transistors (FGTs)




Figure 1.2: Block diagram of the total structure

# 1.3 | Behavior of the memory

The behaviour of the memory can be modelled like a FSM with these states, as shown in fig. 1.3:

- Precharge
- Read
- Write
- Erase




Figure 1.3: State machine for memory operation

**Precharge** is the initial state to perform a **read**, **write** or **erase** operation. During the precharge state, bitlines are biased at a certain voltage to speed up subsequent operations. Bitlines are electrically disconnected from the memory array because the SSL signal is not asserted. Thanks to slice enable transistors (SETs), the wordlines are electrically disconnected too.

**Read** and **write** operations are performed at page level while erase at slice level. During any operation, unselected slices are electrically disconnected by the slice decoder.

The memory array in standard planar NAND is obviously a plane but in 3D ones it has a cubic shape. The cube is organized in blocks that in the model are referred to as *slices*. A slice decoder is used to select only the desired slice and to electrically isolate the others.

The layout is organized in rows (wordlines) and columns (bitlines). At the intersection of each row and column there is a Floating Gate Transistor (FGT) that is the actual memory element. In the project a SLC (single-level cell) flash is used so each FGT stores only one bit of data. The FGTs connected in series form a string and can be accessed using the String Select Transistor (SST) and the Ground Select Transistor (GST). The group of FGTs along the same WL is called page and it is selected using the page decoder.

Flash memory exploits Tunneling Effect to perform write/erase operations on the FGTs. The write operation moves the tunneling charges in the floating gate, while they are extracted from it during the erase phase.

The model of the memory incudes also all the peripheral components needed to select the bits and to read them: apart from the memory slices, so, we have modelled also the slice, the row and column decoders, the sense amplifiers and all the pass transistors needed for the correct selection of the lines and for providing the data towards the external world. The behaviour of each component during a read operation will be better detailed in chapter 2.

We report in fig. 1.4 a more detailed scheme of the memory. We must remember that, being a flash memory, the data to be stored inside the chip is typically huge; for this reason each row of each slice will for sure have to host more than a single word. For example, we could consider a slice whose dimension is  $1024 \times 1024$  bits: if a single word has 64 bits of parallelism, in each row we'll have 16 words stored.




Figure 1.4: Detailed memory scheme

Let's say, to make a practical example which can be adapted to fig. 1.4, that instead of 64 bits of parallelism, each word has only 2 bits. Then, in an array  $1024 \times 1024$ , we would have 512 words per row. After the activation of the corresponding wordline, all these 512 words will force the value of their bits on the 1024 bitlines. So the 1024 sense amplifiers will accelerate the detection of the stored value. However, the column decoder will allow only the correct couple out of these 512 couples to reach the drain of the two last pass transistors, which transmit the correct 2-bits read word to the external world.

The parameters provided in input to the model, then, are  $N_{bl}$  (number of bitlines per slice),  $N_{wl}$  (number of wordlines per slice),  $N_{slice}$  (number of slices) and  $N_{bit,word}$  (number of bits per word). The number of bits per address so are computed like:

$$Block \ Address = \lceil log_2(N_{slice}) \rceil$$

$$Row \ Address = \lceil log_2(N_{wl}) \rceil$$

$$Column \ Address = \left\lceil log_2\left(\frac{N_{bl}}{N_{bit,word}}\right) \right\rceil$$

Delay

# 2.1 | Delay computation

Each operation on the memory requires a certain time to be performed. In the model used four operations have been defined: precharge, read, write and erase. The only delays that have been considered in the model are precharge and read ones, because they are the only ones that can be evaluated in a qualitative way by using the parameters defined previously. The write and erase delays depend on physical and technological parameters of the transistors that are involved in the tunnel effect, so they are hard to model. Another thing that has been considered is the fact that the most common operation on a NAND memory is the read operation (with its precharge). So, we estimate the delay due to a precharge and subsequent read operation, taking into account not only the memory array, but also all the hardware components around it, from the decoding of the address bits to the switching of the sense amplifier and the selection of the column bit to be read.

### 2.1.1 | Precharge unit delay

The precharge unit is driven by an *Enable* signal coming from a control unit internal to the memory (which we won't consider in this analysis). The precharge unit is simply a pmos transistor, connected from one side to the supply voltage and from the other side to the bitline. The *Enable* signal has to discharge the gate capacitance of this pmos, in order to make it able to switch, so the delay associated to this operation is:

$$\tau = R_{ext,pu,driver}(C_{ext,pu,driver} + C_{g,pre})$$

After the switching of the precharge unit, the bitline takes a certain time to be charged. This delay is:

$$\tau = \frac{(C_{bl,wire} \cdot L_{bl})V_{bl,prec}}{I_{on\ driver}}$$

where L is the length of the array of memory.

#### 2.1.2 | Block decoder delay

To model the delay of this and of the other similar components we used the classical model used to determine the delay of a logic gate. The dynamic NAND decoder, in fact, is built by a precharge pmos followed by a stack of nmos transistors, as in the following picture:





Figure 2.1: Core of the dynamic NAND decoder

Only one among these stacks of transistors will switch, making the corresponding output to go low, and so the whole structure behaves just like an ordinary logic gate.

In addition to this structure, of course, we have also the inverters placed on the input, to get also the complemented version of the address bits. Moreover, we also have a set of inverters on the output lines: the active output of a NAND decoder, in fact, is low; the output lines of the block decoder instead, as can be observed from the full scheme of the memory reported below for convenience, are needed to switch one of the nmos transistors which connect the output from the row decoder to the wordlines, and of course the nmos transistors are turned on by a high voltage.



**Figure 2.2:** Full scheme of the memory

We consider the address bits in input to the block decoder, including their complemented version, to be stable from the beginning, while we have to take into account the delay contribution due to the inverters on the output lines.

As mentioned before, we model this delay contribution like the delay of a traditional logic gate, so:

$$\tau_{block,dec} = R_n(C_d + C_L)$$

 $R_n = Stack_n \cdot R_{eq,sdec,n}$  is the equivalent output resistance due to the stack of the nmos transistors, where  $R_{eq,sdec,n}$  is the output resistance of a single nmos transistor and  $Stack_n = Block_Address$  is the number of nmos transistors forming the stack.  $C_d = C_{d,sdec,pcharge} + C_{d,sdec,eval}$  is the self-load capacitance due to the drain-bulk capacitance of the pmos and of the nmos on the output line.  $C_L = C_{g,sdec,inv,p} + C_{g,sdec,inv,n}$  finally is the load capacitance due to the presence of the inverter on the output line.

**2.1.2.1** | **Output inverter** The delay of the inverter on the output line is computed following the same model:

$$\tau_{block,inv} = R_p(C_d + C_L)$$

 $R_p = 1 \cdot R_{eq,sdec,inv,p}$  is the output resistance of the inverter; here we have focused on the pmos because we are interested in the case in which its output is driven high, since that is the only case in which it is able to switch the pass transistor it has as a load.  $C_d = C_{d,sdec,inv,p} + C_{d,sdec,inv,n}$  as usual is the self-load capacitance of the gate.  $C_L = C_{g,rowpass}(N_{wl} + 2) + C_{g,slice}$  is the full load of each inverter on the output of the block decoder. This inverter in fact has to drive the  $N_{wl}$  pass transistors connected to the wordlines, plus one SST and one GST (hence the +2), plus the pass transistor which allows the read bit to go out from the block (hence the  $+C_{g,slice}$ ).

#### 2.1.3 | Row decoder

The next contribution is the one due to the row decoder. The block decoder and the row decoder work together, but if the number of address bits in input to the row decoder is much larger than the ones in input to the block decoder (and this is likely), also the stack of the nmos transistor will be larger and the row decoder will result to be slower than the block decoder. However, the block decoder has a load capacitance considerably higher than the one of the row decoder: not only it drives more transistors, but the capacitance to be considered in its case is the gate capacitance, which is much larger than the drain capacitance of the same transistor. So, since we don't know, at least using parametric values, which delay will be larger, we decided to compute both and to consider at the end, in the final value of the delay, only the largest one. The difference, as said, may be either in the contribution due to the decoder structure or in the contribution due to the driving capabilities of the inverter on the output line: for example, the block decoder may have a lower number of stack transistor, but the load of its inverter may be much larger. So, in the end, we must compare separately  $\tau_{block,dec}$  with  $\tau_{row,dec}$  and  $\tau_{block,inv}$  with  $\tau_{row,inv}$ . The critical path delay will be determined by the largest from each couple of comparisons. We sum up below the structural details interested in this analysis for sake of clarity.




Figure 2.3: Row decoder and block decoder timing

Since the structure of the decoder is the same, also the model to compute its delay doesn't change:

$$\tau_{row,dec} = R_n(C_d + C_L)$$

 $R_n = Stack_n \cdot R_{eq,rdec,n}$  is the equivalent resistance due to the stack of the nmos transistors, and  $Stack_n = Row_Address$ .  $C_d = C_{d,rdec,pcharge} + C_{d,rdec,eval}$  is the self-load capacitance.  $C_L = C_{g,rdec,inv,p} + C_{g,rdec,inv,n}$  is again the load capacitance due to the inverter on the output.

2.1.3.1 | Word line delay The inverter on the output of the row decoder is taken into account in this section, since it works as driver for the charge of the selected word line. Due to the presence of the pass transistor between the row decoder and the word line, which represents the load to be charged, this time we have to use the Elmore model to represent the situation.




Figure 2.4: Elmore model for the wordline delay

The equation to compute the delay with the Elmore model becomes:

$$\tau_{row,inv} = R_{eq,inv}(C_{d,inv} + C_{d,pass} + C_L) + R_{eq,pass}(C_{d,pass} + C_L)$$

 $R_{eq,inv} = R_{eq,rdec,inv,p}$  is the equivalent resistance from the output of the inverter (again, we focus on the pmos because the interesting case is when its output goes high).  $C_{d,inv} = C_{d,rdec,inv,p} + C_{d,rdec,inv,n}$  is the self-load capacitance of the inverter.  $R_{eq,pass} = R_{eq,rowpass}$  and  $C_{d,pass} = C_{d,rowpass}$  are respectively the equivalent resistance and drain capacitance of the pass transistor which drives the wordline. Here we consider only the inverters driving the transistors GST (ground select transistor) and SST (string select transistor). Actually all the other lines coming out from the decoder are connected to different transistors, the floating gate transistors constituting the memory cells. Since the capacitance of a floating gate transistor is smaller than the one of a traditional transistor, the worst case is given for  $C_L = C_{g,pt}N_{bl}$ , where  $C_{g,fg}$  is the gate capacitance of a GST or SST, and  $N_{bl}$  is the number of GST or SST per each wordline.


#### 2.1.4 | Bit line delay

During the read operation, all the strings in the slice are connected to the bit line. Depending on the value memorized in the cell, they can discharge the bit line capacitance or act as an open circuit. The variation of the bitline capacitance provides the value of the cell which is measured through external components (sense amplifiers). The duration of the evaluation phase of the charge is the same for both 1s and 0s. It is timed accordingly with the delay in the discharge phase because, if the string act as an open circuit, the capacitance of the bit line remains the same, so there is no delay. The strings are read in parallel, hence the delay is the one corresponding to a single pillar.

An Elmore model has been used for the string where each FGT and SST/GST is modelled with a capacitance and a resistance as shown in the picture below.

So, in this phase, the delay has been evaluated by using the following formula:

$$\tau_{eval} = C_1 \cdot R_1 + C_2 \cdot (R_1 + R_2) + C_3 \cdot (R_1 + R_2 + R_3) + \dots$$



**Figure 2.5:** Elmore model for the bitline delay

We assume, however, that only a small part of this delay will be really needed in the estimation of the total delay, since we have a sense amplifier connected at the end of each bitline. The sense amplifier is at the beginning in a metastable state, but as soon as it senses a voltage difference between its input (the bitline) and the reference value provided from the external, it switches to a stable state, forcing at the same time a fast charge/discharge of the input line itself. So, the formula actually used in our computations includes also a generic  $K_{SA}$  factor (which may be 5%, for example):

$$\tau_{eval} = K_{SA}(C_1 \cdot R_1 + C_2 \cdot (R_1 + R_2) + C_3 \cdot (R_1 + R_2 + R_3) + \dots)$$

#### 2.1.5 | Sense amplifier delay

The sense amplifier is made with two cross coupled inverters that are brought to a metastable state and then are applied a voltage difference by means of the input bit-line. Note that in this amplifier, input and output are somehow corresponding. The schematic of the component is shown below:




Figure 2.6: Sense amplifier structure

Its delay is described by a simple RC model:


$$\tau = R_{eq,sa,mod,parallel}(C_{d,sa,p} + C_{d,sa,n} + C_{g,sa,p} + C_{g,sa,n} + (C_{bl,wire} \cdot L_{bl}) + C_{d,colpass})$$

In this equation we take into account the equivalent resistance of the sense amplifier, which drives its self-load capacitance, the capacitance due to the gate of the cross-coupled inverter, the capacitance of the bitline, plus the drain capacitance of the pass transistor connected at the bottom of the bitline and whose gate terminal is driven by the column decoder.

# 2.1.6 | Delay of the column pass transistor and of the slice transistor

Finally, the last contribution to the delay is given by the two pass transistors we have before the output from the block. The former is driven by the column decoder (by the inverter on its output), the latter by the block decoder (by the inverter on its output). We don't consider the delay of the column decoder, because it works together with the block decoder and the row decoder, and even if its delay was longer than the largest between the other two, we have also all the contributions from the charging of the wordline and from the discharging of the bitline and the switching of the sense amplifier, so at this point the output of the column decoder will have for sure become stable.

To compute the delay due to the two pass transistors we use again the Elmore model:






Figure 2.7: Elmore model for the pass transistors delay

 $R_{eq,pass} = R_{eq,colpass}$  is the equivalent resistance of the pass transistor driven by the column decoder, whereas  $C_{d,pass} = C_{d,colpass}$  is its self-load capacitance.  $R_{eq,slice}$  and  $C_{d,slice}$  are the analogous parameters for the pass transistor driven by the inverter out from the block decoder.  $C_L$  is unknown and in our analysis is assumed to be an open circuit.

#### 2.1.7 | Total delay

The total delay is computed as the sum of all the contributions described up to now (with the exception of the block decoder and the row decoder, as already described), multiplied

by 0.69.

#### 2.2 | Simulation result

To verify the plausibility of our computations we assigned a reasonable value to each of the parameters involved in the equations. We also made the number of wordlines and bitlines change in a well defined range, to analyse how the delay changes if we vary the dimensions of the memory array. In particular, the array of values we considered for both  $N_{wl}$  and  $N_{bl}$  is [64, 128, 256, 512, 1024, 2048]. For each simulation point we assumed that  $N_{bl} = N_{wl}$ , because usually the memory arrays are made as square as possible, for reasons of space availability on the board.

The result we obtained is reported in the figure below.




Figure 2.8: Simulation of the delay varying the size of the memory array

The behaviour represented is reasonable: in all the contributions previously discussed we always have at most a linear dependence on  $N_{wl}$  or  $N_{bl}$ ; some terms are independent from the variations of these two parameters and they partially contribute to the offset that can be observed on the 64x64 simulation point. Instead, we never have a square dependence on either of the two parameters, so an overall linear behaviour is perfectly reasonable.

So, with the values chosen for the parameters involved, the total delay of a precharge&read operation spans between 6.43ns, in the 64x64 case, and 195ns in the 2048x2048 case.

# Power Analysis

3

The estimation of power consumption is based on the analytical power model described in [1].

# 3.1 | Capacitance modeling

The considered capacitances are the following:

- $C_{g,fg}$  gate capacitance of floating gate transistor
- $C_{d,fg}$  "drain/source" capacitance of floating gate transistor
- $C_{g,pt}$  gate capacitance of a generic pass transistor (SST and GST)
- $C_{d,pt}$  "drain/source" capacitance of a generic pass transistor (SST and GST)
- $C_{g,rowpass}$ ,  $C_{g,colpass}$  and  $C_{g,slice}$  gate capacitance of SET and column pass transistors
- $C_{d,rowpass}$ ,  $C_{d,colpass}$  and  $C_{d,slice}$  drain capacitance of SET, column and slice pass transistors
- $C_{wl.wire}$  wire capacitance per unit length of wordline
- $C_{bl,wire}$  wire capacitance per unit length of bitline
- $C_{ssl,wire}$  wire capacitance per unit length of string select line (the same for ground select line)
- $C_{slice,dec}$ ,  $C_{row,dec}$ ,  $C_{col,dec}$  total capacitances of each type of decoder
- $C_{SA,in}$   $C_{SA}$  input and load capacitance of the sense amplifier
- $C_{q,pre}$  gate capacitance of the precharge transistor
- $C_{ext,pu\_driver}$  external precharge unit driver capacitance

Other useful parameters are:

- $N_{bl}$  number of bitlines
- $N_{wl}$  number of wordlines
- $L_{bl}$  length of bitline
- $L_{wl}$  length of wordline
- $N_{slice}$  number of slices
- $N_{erase}$  number of erase cycles

#### 3.1.1 | Floating gate transistor capacitances

To evaluate power dissipation of a Floating Gate Transistor, the values of its capacitances are needed.

While in a traditional MOS structure there are Source, Drain and Gate capacitances, in a FGT there is a double gate structure (floating gate and control gate): the two capacitances  $C_{fg}$  and  $C_{cg}$  can be modeled as a single equivalent gate capacitance  $C_{g,fg}$ , series of the two and then equal to:

$$C_{g,fg} = \frac{C_{fg} \cdot C_{cg}}{C_{fg} + C_{cg}}$$

#### 3.1.2 | Lines capacitances

To accurately evaluate the capacitance of the lines  $(C_{bl}$  and  $C_{wl})$ , the capacitance of the wires and the length of bitline/wordline are considered. So the total capacitance for each line is:

$$C_{wl} = C_{d,rowpass} + C_{q,fq} \cdot N_{bl} + C_{wl,wire} \cdot L_{wl}$$

$$C_{bl} = 2 \cdot C_{d,pt} + N_{wl} \cdot C_{d,fq} + C_{bl,wire} \cdot L_{bl} + C_{SA,in}$$

where  $C_{SA,in}$  is the input capacitance of the sense amplifier

#### 3.1.3 | Decoders capacitance

To evaluate the capacitance of the decoders, the following formulas are used:

$$C_{slice,dec} = C_{d,sdec,pcharge} + C_{d,sdec,eval} + C_{g,sdec,inv_p} + C_{g,sdec,inv_n}$$

$$C_{slice.stack} = 0.5 \cdot C_{a.sdec.n} \cdot Block \ Address \cdot N_{slice};$$

where  $C_{g,dec,eval}$ ,  $C_{d,sdec,pcharge}$  and  $C_{d,sdec,eval}$  are, respectively, the gate/drain capacitance of the precharge and evaluation transistors, while the others are the gate capacitances of the output inverter. In particular,  $C_{d,sdec,eval} = Block\_Address \cdot C_{d,sdec,n}$ .  $C_{slice,stack}$  is the equivalent gate capacitance, that has to be loaded to turn on the n-mos and select the correct output, given certain selection bits from the address. Similar expressions have been used for row and column decoders.

#### 3.1.4 | Sense Amplifier

To evaluate the capacitance of the sense amplifier, the following formulas are used:

$$C_{SA,in} = C_{d,sa,p} + C_{d,sa,n} + C_{g,sa,p} + C_{g,sa,n}$$

$$C_{SA} = C_{d,colpass} + C_{d,slice}$$

### 3.2 | Read Dynamic Power

#### 3.2.1 | Decoding stage

During a read operation, the slice decoder selects the slice in which the operation has to be carried out. At the same time other two decoders, the row and the column one, are working to select the addressed bit. The formulas to calculate energy consumption in the decoding phase are the following:

$$E_{slice,dec} = 0.5 \cdot C_{slice,dec} \cdot V_{on,pt}^2$$
 
$$E_{stack,sdec} = 0.5 \cdot C_{slice,stack} \cdot V_{on,pt}^2$$
 
$$E_{row,dec} = 0.5 \cdot C_{row,dec} \cdot (V_{rd,sel}^2 + V_{rd,unsel}^2 \cdot (N_{wl} - 1) + 2 \cdot V_{on,pt}^2) \cdot N_{slice}$$
 
$$E_{stack,rdec} = 0.5 \cdot C_{row,stack} \cdot V_{on,pt}^2 \cdot N_{slice}$$
 
$$E_{col,dec} = 0.5 \cdot C_{col,dec} \cdot V_{on,pt}^2 \cdot N_{slice}$$
 
$$E_{stack,cdec} = 0.5 \cdot C_{col,stack} \cdot V_{on,pt}^2 \cdot N_{slice}$$

In this analysis, we are making the assumption that all the decoders have the same structure, but in reality the page decoder has a more complex one, having to give different voltages in output for each wordline.

The energy consumption linked to the selection of the slice and of the column can be expressed as:

$$E_{row,pt} = 0.5 \cdot (C_{g,rowpass} \cdot (N_{wl} + 2) + C_{g,slice}) \cdot V_{on,pt}^{2}$$

$$E_{col,pt} = 0.5 \cdot C_{g,colpass} \cdot V_{on,pt}^{2}$$

#### 3.2.2 | Precharge

In this state all the lines are isolated from the memory array and the bitlines are biased to a specific value  $V_{bl,prec}$ , by the precharge block, to speed up the following operation in order to reduce the latency. The other lines are biased to ground.

The formulas to calculate dissipated energy in the precharge phase are the following:

$$E_{pre} = 0.5 \cdot (C_{ext,pu\ driver} + C_{g,pre}) \cdot V_{bl,prec}^2 \cdot N_b l$$

$$E_{bl} = 0.5 \cdot C_{bl,wire} \cdot L_{bl} \cdot V_{bl,vrec}^2 \cdot N_{bl}$$

#### 3.2.3 | Read operation

The wordline of the selected page is biased to ground  $(V_{rd,sel})$  while the voltage on the insulated page is set to  $V_{rd,unsel}$ . In this way the unselected pages act as a transfer gates and are always on independently from the values stored in the FGTs. It is assumed that the initial voltage of the wordline is 0.

The energy to switch the selected wordline is the following:

$$E_{sel} = 0.5 \cdot C_{wl} \cdot V_{rd,sel}^2$$

The energy to switch the unselected wordlines is:

$$E_{unsel} = 0.5 \cdot C_{wl} \cdot V_{rd,unsel}^2 \cdot (N_{wl} - 1)$$

The bitlines are at the precharge voltage  $V_{bl,prec}$  and are connected to the strings using SSTs and GSTs. Depending on the threshold voltage of the FGTs (1 or 0 stored) in the selected page, the bitlines can have two different kinds of voltage drop,  $V_{rd,1}$  and  $V_{rd,0}$ . So a parameter that considers the distribution of 0s and 1s stored in the memory is used  $(p_0)$ .

The energy to read a 1 is:

$$E_1 = 0.5 \cdot C_{bl} \cdot (V_{bl,prec} - V_{rd,1})^2 \cdot N_{bl} \cdot (1 - p_0)$$

The energy to read a 0 is:

$$E_0 = 0.5 \cdot C_{bl} \cdot (V_{bl,prec} - V_{rd,0})^2 \cdot N_{bl} \cdot p_0$$

where  $V_{bl,prec} - V_{rd,0}$ ,  $V_{bl,prec} - V_{rd,1}$  are the voltage swing to the read of '0' and '1'. The energy to activate SST and GST is:

$$E_{pt} = 2 \cdot [0.5 \cdot C_{G,pt} \cdot V_{on,pt}^2] \cdot N_{bl}$$

where  $V_{on,pt}$  is the voltage to enable the pass transistors.

The energy on the string select line and ground select line is:

$$E_{sl} = E_{ssl} + E_{gsl} = 2 \cdot \left[0.5 \cdot (C_{ssl,wire} \cdot L_{wl}) \cdot V_{on,pt}^2\right]$$

#### 3.2.4 | Sense Amplifier

The state change in the bitline is detected using a sense amplifier connected to each line. The energy consumption related to this stage is given by:

$$E_{SA} = 0.5 \cdot C_{SA} \cdot V_{bl,prec} \cdot ((V_{bl,prec} - V_{rd,0}) \cdot p_0 + (V_{bl,prec} - V_{rd,1}) \cdot (1 - p_0)) \cdot N_b l$$

#### $3.2.5 \mid \text{Total Power}$

Total energy is computed as summation of all the previous terms. Assuming  $f_{read}$  as read frequency and  $E_{read}$  as total read energy, total read power can be computed as follows:

$$P_{read} = E_{read} \cdot f_{read}$$

# 3.3 | Write Dynamic Power

In the write stage, only the cells where the logical 0s will be written must be programmed, the others need to be inhibited. This can be performed by applying a voltage on the bitline that is 80% of the voltage on the control gate  $(V_{inhibit})$ . The bitlines that need to be programmed with logical 0 are biased to ground. On all the control gates of the page a program voltage  $(V_{prog})$  is applied. There is also a contribute due to tunneling energy  $E_{tunnel}$ . It is assumed that the precharge voltage of the wordline is 0.

For the writing operation the column decoding is unneeded, being the page the smallest programmable unit. So the energy consumption for the decoding stage is given, as before, by the relations:

$$E_{slice,dec} = 0.5 \cdot C_{slice,dec} \cdot V_{on,pt}^{2}$$

$$E_{stack,sdec} = 0.5 \cdot C_{slice,stack} \cdot V_{on,pt}^{2}$$

$$E_{row,pt} = 0.5 \cdot (C_{g,rowpass} \cdot (N_{wl} + 2) + C_{g,slice}) \cdot V_{on,pt}^{2}$$

$$E_{row,dec} = 0.5 \cdot C_{row,dec} \cdot (V_{prog}^{2} + V_{inhibit}^{2} \cdot (N_{wl} - 1) + 2 \cdot V_{on,pt}^{2}) \cdot N_{slice}$$

$$E_{stack,rdec} = 0.5 \cdot C_{row,stack} \cdot V_{on,pt}^{2} \cdot N_{slice}$$

The energy to precharge the bitlines is:

$$E_{pre} = 0.5 \cdot C_{g,pre} \cdot V_{bl,prec}^2 \cdot N_{bl}$$

$$E_{bl} = 0.5 \cdot C_{bl,wire} \cdot L_{bl} \cdot V_{bl,prec}^2 \cdot N_{bl}$$

The energy to switch the selected wordline is:

$$E_{sel} = 0.5 \cdot C_{wl} \cdot V_{prog}^2$$

The energy to switch the unselected wordlines is:

$$E_{unsel} = 0.5 \cdot C_{wl} \cdot V_{inhihit}^2 \cdot (N_{wl} - 1)$$

The inhibit energy to maintain 1 in the cells is:

$$E_{bl,inhibit} = 0.5 \cdot (C_{bl} - C_{d,fg} \cdot N_{wl}) \cdot (0.8 \cdot V_{inhibit})^2 \cdot N_{bl} \cdot (1 - p_0)$$

According to the self-boosted program inhibit model, the channel voltage is boosted to about 80% of the applied control gate voltage by biasing the bit-lines corresponding to logical 1 at a specific voltage, in order to have that the boosted channel voltage is a fraction of the applied control gate voltage  $(0.8 \cdot V_{inhibit})$ .

The energy to program (write a 0) is:

$$E_{bl,sel} = (0.5 \cdot (C_{bl} - C_{d,fg} \cdot N_{wl}) \cdot (0 - V_{bl,prec})^2 + E_{tunnel}) \cdot N_{bl} \cdot p_0$$

The program voltage to be applied to the bitline is 0.

The energy to activate the pass transistors is:

$$E_{pt} = 2 \cdot [0.5 \cdot C_{G,pt} \cdot V_{on,pt}^2] \cdot N_{bl}$$

The energy on the string select line and ground select line is:

$$E_{sl} = E_{ssl} + E_{gsl} = 2 \cdot \left[ 0.5 \cdot \left( C_{ssl,wire} \cdot L_{wl} \right) \cdot V_{on,pt}^2 \right]$$

In conclusion, the total amount of energy for a write operation is given by the addition of all these terms.

Assuming  $f_{write}$  as write frequency and  $E_{write}$  as total write energy, total write power can be computed as follows:

$$P_{write} = E_{write} \cdot f_{write}$$

# 3.4 | Erase power

For the erase operation, in planar flash NAND, the well of the block to erase is biased to an high voltage and the control gates are connected to ground. A high voltage is applied on the bitlines  $(V_{prog})$  and the gates are biased to ground to have a tunnel effect that is in the opposite direction with respect to the write case. Also in this instance the tunnel energy must be considered.

Even in this case, the column decoding is unneeded and so the energy consumption is given, as before, by the relations:

$$E_{slice,dec} = 0.5 \cdot C_{slice,dec} \cdot V_{on,pt}^{2}$$
$$E_{stack,sdec} = 0.5 \cdot C_{slice,stack} \cdot V_{on,nt}^{2}$$

$$E_{row,pt} = 0.5 \cdot (C_{g,rowpass} \cdot (N_{wl} + 2) + C_{g,slice}) \cdot V_{on,pt}^2$$

$$E_{row,dec} = 0.5 \cdot C_{row,dec} \cdot (V_{bl,erase}^2 \cdot N_{wl} + 2 \cdot V_{on,pt}^2) \cdot N_{slice}$$
$$E_{stack,rdec} = 0.5 \cdot C_{row,stack} \cdot V_{on,pt}^2 \cdot N_{slice}$$

The precharge step is required:

$$E_{pre} = 0.5 \cdot C_{q,pre} \cdot V_{bl,prec}^2 \cdot N_b l$$

$$E_{bl} = 0.5 \cdot C_{bl,wire} \cdot L_{bl} \cdot V_{bl,prec}^2 \cdot N_{bl}$$

The energy necessary to start erasing the block is:

$$E_{erase,slice} = 0.5 \cdot C_{bl} \cdot (V_{bl,erase} - V_{bl,prec})^2 \cdot N_{bl} + E_{tunnel} \cdot N_{bl} \cdot N_{wl}$$

where  $E_{tunnel} \cdot N_{bl} \cdot N_{wl}$  is the tunneling energy for the block.

The energy to activate the two pass transistors is the following:

$$E_{pt} = 2 \cdot [0.5 \cdot C_{G,pt} \cdot V_{on,pt}^2] \cdot N_{bl}$$

The energy on the string select line and ground select line is:

$$E_{sl} = E_{ssl} + E_{gsl} = 2 \cdot \left[0.5 \cdot (C_{ssl,wire} \cdot L_{wl}) \cdot V_{on,pt}^2\right]$$

Total energy for the erase operation is:

$$E_{erase} = E_{slice,dec} + E_{stack,sdec} + E_{row,pt} + E_{stack,rdec} + E_{row,dec} + E_{bl} + (E_{erase,slice} + E_{pt} + E_{sl}) \cdot N_{erase}$$

where  $N_{erase}$  is the number of erase cycles, necessary for the operation to be performed correctly.

Assuming  $f_{erase}$  as erase frequency, total erase power can be computed as follows:

$$P_{erase} = E_{erase} \cdot f_{erase}$$

### 3.5 | Simulation results

To verify the plausibility of our computations we assigned a reasonable value to each of the parameters involved in the equations.

In a first simulation the number of wordlines and bitlines change in a well defined range, to analyse how the power consumption changes if we vary the dimensions of the memory array. In particular, the array of values we considered for both  $N_{wl}$  and  $N_{bl}$ , as for the delay, is [64, 128, 256, 512, 1024, 2048]. For each simulation point we assumed that  $N_{bl} = N_{wl}$ , because usually the memory arrays are made as square as possible, for reasons of space availability on the board.

The obtained results are reported in the following figures.




Figure 3.1: Read Dynamic Power and Write Dynamic Power versus  $N_{wl}, N_{bl}$ 




Figure 3.2: Erase Dynamic Power versus  $N_{wl}, N_{bl}$ 

The behaviour represented is reasonable: in all the contributions previously discussed

there is a more than linear dependence on  $N_{wl}$  and  $N_{bl}$ . In particular the most relevant contributions are dependent from the product of these two parameters, giving as result a quadratic curve.

The curves in Figure 3.1 show that power consumption for read and write operations is in the order of some  $\mu W$ , while the erase power is about one order of magnitude larger. In a second analysis  $N_{wl}$  and  $N_{bl}$  are fixed, with a value of 1024, while  $N_{slice}$  varies according to the values [32, 64, 128, 256].




Figure 3.3: Read Dynamic Power and Write Dynamic Power versus  $N_{slice}$ 




Figure 3.4: Erase Dynamic Power versus  $N_{slice}$ 

As it can be seen, the dependency from  $N_{slice}$  is linear. However, having supposed that all the unselected blocks are deactivated, the increase in the curves is due to the power consumption of an higher number of decoders.

Area and Volume

In this chapter have been calculated area and volume of the 3D Memory complete structure (Memory, Decoders and Sence Amplifier).

# 4.1 | Memory array

For the area and volume evaluation of the memory, the model of 4.1 has been used.




Figure 4.1: Simplified memory structure

The three dimensions of the array have been computed as follows:

• Width and Length: considering the symmetry of the model, the same pitch between two pillars in the same slice and between two pillars in two different slices has been used.

$$W = N_{column} \cdot Pitch_{pp} = N_{bl} \cdot Pitch_{pp}$$
$$L = N_{slice} \cdot Pitch_{pp}$$

• Height of the stack: the terms considered are the height of the MOS FGTs and MOS GST/SST, the pitch between contacts and GST/SST and between FGTs and GST/SST, the height of the S/D contacts, as shown in 4.2.

$$H = 2 \cdot Pitch_{contact-PT} + (N_{wl} - 1) \cdot Pitch_{FGT-FGT} + 2 \cdot Pitch_{PT-FGT} + 2 \cdot h_{contact}$$

Obviously, for planar MOS technology,  $h_{contact}$  is set to zero. Finally, the area and the volume of the array of memory can be calculated as:

$$\mathbf{Memory\_Array\_Area} = H \cdot W$$
 
$$\mathbf{Memory\_Array\_Volume} = H \cdot W \cdot L$$




Figure 4.2: Stack structure

#### 4.2 + Decoders

For the area and volume evaluation of all the decoders, the model that has been used is the same described in the Chapter 2. For each decoder the number of n-type transistors was first calculated and then the number of p-type transistors; subsequently they have been multiplied by their minimum area value and then added together to calculate the total area. Finally the volume has been calculated as the multiplication of the Area and the length.

• Block Decoder: The area of the Block Decoder has been calculated as: area of the the core of the decoder added to the area of the inverter connected at the input and and at the output. In this case the number of input is given by the Block Address while the output is equal to the number of slice  $N_{slice}$ . The volume is the area multiplied by the length. So:

$$\#Tr\_n\_Block\_Dec = Block\_Address \cdot N_{slice} + N_{slice} + Block\_Address$$

$$\#Tr\_p\_Block\_Dec = 2 \cdot N_{slice} + Block\_Address$$

$$\begin{aligned} \mathbf{Block\_Dec\_Area} &= \#Tr\_n\_Block\_Dec \cdot Tr\_n\_Area + \\ &+ \#Tr\_p\_Block\_Dec \cdot Tr\_p\_Area \\ &\mathbf{Block\_Dec\_Volume} = Block\_Dec\_Area \cdot L \end{aligned}$$

• Row Decoder: The area of the Row Decoder has been calculated as before but in this case the number of input is done by the Row Address while the output is equal to the number of row that is  $(N_{wl} + 2)$ . The volume is the area multiplied by the length. So:

$$\#Tr\_n\_Row\_Dec = Row\_Address \cdot (N_{wl} + 2) + (N_{wl} + 2) + Row\_Address$$
  
 $\#Tr\_p\_Row\_Dec = 2 \cdot (N_{wl} + 2) + Row\_Address$ 

$$\begin{aligned} \mathbf{Row\_Dec\_Area} &= \#Tr\_n\_Row\_Dec \cdot Tr\_n\_Area + \\ &+ \#Tr\_p\_Row\_Dec \cdot Tr\_p\_Area \\ \mathbf{Row\_Dec\_Volume} &= Row\_Dec\_Area \cdot L \end{aligned}$$

• Column Decoder: The area of the Column Decoder has been calculated as in Row Decoder but in this case the number of input is done by the Column Address while the output is equal to the number of bit line that is  $N_{bl}$ . The volume is the area multiplied by the length. So:

$$\#Tr\_n\_Column\_Dec = Column\_Address \cdot N_{bl} + N_{bl} + Column\_Address$$
  
 $\#Tr\_p\_Column\_Dec = 2 \cdot N_{bl} + Column\_Address$ 

$$\begin{aligned} \mathbf{Column\_Dec\_Area} &= \#Tr\_n\_Column\_Dec \cdot Tr\_n\_Area + \\ &+ \#Tr\_p\_Column\_Dec \cdot Tr\_p\_Area \\ \mathbf{Column\_Dec\_Volume} &= Column\_Dec\_Area \cdot L \end{aligned}$$

• **Decoder Address**: The previous variables  $Block\_Address, Row\_Address, Column\_Address$  are computed as:

$$Block\_Address = ceil(log2(N_{slice}))$$
  
 $Row\_Address = ceil(log2(N_{wl}))$   
 $Column\_Address = ceil(log2(N_{bl}))$ 

## 4.3 | Pass Transistors and Precharge Transistors

In the total structure there are some pass transistor of n-type used to help the selection of the wanted memory cell.

• Row Pass Transistors: The area has been calculated as  $(N_{wl} + 2)$  multiplied by the area of single transistor, while the volume is the area multiplied by the length. So:

Pass\_Row\_Area = 
$$(N_{wl} + 2) \cdot Tr_n_Area$$
  
Pass\_Row\_Volume =  $Pass_Row_Area \cdot L$ 

• Column Pass Transistors: The area has been calculated as  $N_{bl}$  multiplied by the area of single transistor, while the volume is the area multiplied by the length. So:

$$\mathbf{Pass\_Column\_Area} = N_{bl} \cdot Tr\_n\_Area$$
 
$$\mathbf{Pass} \quad \mathbf{Column} \quad \mathbf{Volume} = Pass \quad Column \quad Area \cdot L$$

• Slice Pass Transistors: The area is the area of single transistor for each block, while the volume is the area multiplied by the length. So:

$$\label{eq:pass_Slice_Area} \begin{split} \mathbf{Pass\_Slice\_Area} &= N_{Slice} \cdot Tr\_n\_Area \\ \mathbf{Pass\_Slice\_Volume} &= Pass\_Slice\_Area \cdot L \end{split}$$

• Precharge Transistors: The area has been calculated as  $N_{bl}$  multiplied by the area of single p-type transistor, while the volume is the area multiplied by the length. So:

Precharge\_Area = 
$$N_{bl} \cdot Tr\_p\_Area$$
  
Precharge\_Volume =  $Precharge\_Area \cdot L$ 

### 4.4 | Sense Amplifier

The area of the *Sense Amplifier* has been calculated as remembering the structure described in Chapter 2 and the volume is the area multiplied by the length. So:

$$\#Tr\_n\_SA = N_{bl} \cdot 3$$
  
 $\#Tr\_p\_SA = N_{bl} \cdot 3$ 

$$\mathbf{SA\_Area} = \#Tr\_n\_SA \cdot Tr\_n\_Area + \#Tr\_p\_SA \cdot Tr\_p\_Area$$
 
$$\mathbf{SA\_Volume} = SA\_Area \cdot L$$

#### 4.5 | Total Area and Total Volume

The total area has been calculated has the sum of the area of the memory array and all the boundary circuits:

$$\label{eq:total_Area} \begin{split} \textbf{Total\_Area} &= Memory\_Array\_Area + Block\_Dec\_Area + Row\_Dec\_Area + \\ &+ Column\_Dec\_Area + Pass\_Row\_Area + Pass\_Column\_Area + \\ &- Pass\_Slice\_Area + SA\_Area \end{split}$$

The total volume has been calculated has the sum of the volume of the memory array and all the boundary circuits:


$$\label{eq:continuous_continuous$$

#### 4.6 | Simulation result

In order to verify the the computations made before, it has been made a simulation; in particular it has been reported four graph in which are represented how the area and the volume change with the value of  $N_{wl}$  and  $N_{bl}$  and with the value of  $N_{slice}$ . In particular, the array of values it has been considered for both  $N_{wl}$  and  $N_{bl}$  is [64, 128, 256, 512, 1024, 2048] while for  $N_{slice}$  is [32, 64, 128, 256]. For each simulation point, it has been assumed that  $N_{bl} = N_{wl}$ , because usually the memory arrays are made as square as possible, for reasons of space availability on the board.

The behaviours represented are reasonable: in the first two graphs 4.3 and 4.4 there is a square dependency  $N_{wl}$  and  $N_{bl}$ . Changing the value of these parameters, the total area and volume increase of one order of magnitude in the bigger case (2048x2048) respect to the the smaller one (64x64), with a maximum values of  $2 \cdot 10^{-7} m^2$  for the Total Area and  $6 \cdot 10^{-14} m^3$  for the Total Volume. In the other two graphs 4.5 and 4.6 there is a linear dependency  $N_{slice}$ . Changing the value of this parameter, the total area not increase significantly, while the volume increase of one order of magnitude. The maximum values are  $5.21 \cdot 10^{-8} m^2$  for the Total Area and  $4 \cdot 10^{-12} m^3$  for the Total Volume.

The results obtained are reported in the figures below.



**Figure 4.3:** Simulation of the Total Area value, varying the size of the memory array




Figure 4.4: Simulation of the Total Volume value, varying the size of the memory array




Figure 4.5: Simulation of the Total Area value, varying the number of slice




Figure 4.6: Simulation of the Total Volume value, varying the number of slice

# Matlab code

# 5.1 | InputParameters.m

```
clear all
3
    %TEST PARAMETERS
4
    %channel length
5
               1.00E-07;
    %transistor width
           1.00E-06;
    %ratio of mobilities pmos/nmos
    Beta = 2;
10
11
    %FILE PARAMETERS
12
    %transistors area
13
    Tr_n_Area = W*L;
14
    Tr_p_Area = Beta*Tr_n_Area;
15
    %gate capacitance of a floating gate transistor
16
            C_gfg = 2.5E-16*L;
17
    %drain capacitance of a floating gate transistor
18
            C_d_fg = 1.7E-16*L;
19
    \mbox{\it \%} gate\ capacitance\ of\ the\ SST\ and\ GST\ transistors
20
            C_g_pt = 5E-16*L;
21
    % drain\ capacitance\ of\ the\ SST\ and\ GST\ transistors
22
            C_d_pt = 1.7E-16*L;
23
    %interconnect capacitance per unit of length of the wordline
24
             C_{wl_wire} = 3.06E-14;
25
    %interconnect capacitance per unit of length of the bitline
             C_{bl_wire} = 3.06E-14;
    %interconnect capacitance per unit of length of the string select line
28
           C_ssl_wire = 3.06E-14;
```

```
%number of bitlines
30
             N_bl_array = [64, 128, 256, 512, 1024, 2048];
31
    %number of wordlines
32
             N_wl_array = [64, 128, 256, 512, 1024, 2048];
33
    %number of slices
34
        N_slice_array = [32, 64, 128, 256];
35
    %pass-transistor voltage
36
             V_{on_pt} = 3;
37
    %precharge voltage
38
             V_bl_prec = 3;
39
    %erase voltage
40
             V_bl_erase = 20;
41
    %zero reading probability
42
             p_0 = 0.5;
43
    %tunnel energy [J]
44
             E_{tunnel} = 1.6E-19;
45
    %programming bitline voltage
46
             V_prog = 20;
47
    %selected wordline voltage
48
             V_rd_sel = 3;
49
    %unselected wordline voltage
50
             V_rd_unsel = 6;
51
    %one read voltage
52
             V_rd_1 = 3;
    %zero read voltage
54
             V rd 0 = 2.5;
55
    %voltage to inhibit the programming
56
        V_inhibit = 10;
57
58
59
    %read frequency
60
             f_{read} = 5.00E+06;
61
    %write frequency
62
             f_{write} = 1.00E + 06;
63
    %erase frequency
64
             f_{erase} = 5.00E + 06;
65
66
67
    %R e C are defined just before the call to the function
68
69
70
    %ion current of the precharge mos
71
             I_{on\_driver} = 1E-3*L;
72
```

```
%output capacitance of the driver driving the gate of the pmos inside the precharge
73
     \hookrightarrow unit
             C_ext_pu_driver = 20E-16*L;
74
     %gate capacitante of the pmos inside the precharge unit
75
             Cg_pre = Beta*5E-16*L;
76
     %output resistance of the driver driving the gate of the pmos inside the precharge
     \hookrightarrow unit
             R_ext_pu_driver = 50;
78
     %gate capacitance of a nmos inside the slice decoder
79
             Cg sdec n = 5E-16*L;
80
     %gate capacitance of a nmos inside the row decoder
81
             Cg_rdec_n = 5E-16*L;
82
     %gate capacitance of a nmos inside the column decoder
83
             Cg\_cdec\_n = 5E-16*L;
84
     %drain capacitance of the evaluation n-mos transistor in the slice decoder
85
             Cd_sdec_n = 1.7E-16*L;
86
     %drain capacitance of the evaluation n-mos transistor in the row decoder
87
             Cd rdec n = 1.7E-16*L;
88
     %drain capacitance of the evaluation n-mos transistor in the column decoder
89
             Cd cdec n = 1.7E-16*L;
90
     %drain capacitance of the precharge pmos inside the dynamic slice decoder
91
             Cd_sdec_pcharge = Beta*1.7E-16*L;
92
     %qate capacitance of the pmos inside the inverter on the output of the slice decoder
93
             Cg_sdec_inv_p = Beta*5E-16*L;
     %gate capacitance of the nmos inside the inverter on the output of the slice decoder
95
             Cg sdec inv n = 5E-16*L;
96
     %equivalent resistance of the nmos in the slice decoder
97
             Req_sdec_n = 200;
98
     %equivalent resistance of the pmos inside the inverter on the output of the slice
99
     \rightarrow decoder
             Req_sdec_inv_p = 200;
100
     %drain resistance of the pmos inside the inverter on the output of the slice decoder
101
             Cd_sdec_inv_p = Beta*1.7E-16*L;
102
     %drain resistance of the pmos inside the inverter on the output of the slice decoder
103
             Cd_sdec_inv_n = 1.7E-16*L;
104
     %equivalent resistance of the nmos in the row decoder
105
             Req_rdec_n = 200;
106
     %drain capacitance of the precharge pmos inside the dynamic row decoder
107
             Cd_rdec_pcharge = Beta*1.7E-16*L;
108
     %gate capacitance of the pmos inside the inverter on the output of the row decoder
109
             Cg_rdec_inv_p = Beta*5E-16*L;
110
     %gate capacitance of the nmos inside the inverter on the output of the row decoder
111
             Cg_rdec_inv_n = 5E-16*L;
112
```

```
%equivalent resistance of the pmos inside the inverter on the output of the row
113
     \rightarrow decoder
             Req_rdec_inv_p = 200;
114
     %drain capacitance of the p_MOS of the inverter on the output of the row decoder
115
             Cd_rdec_inv_p = Beta*1.7E-16*L;
116
     %drain capacitance of the n_MOS of the inverter on the output of the row decoder
117
             Cd_rdec_inv_n = 1.7E-16*L;
118
     %drain capacitance of the precharge MOS inside the dynamic column decoder
119
             Cd_cdec_pcharge = Beta*1.7E-16*L;
120
     %qate capacitance of the p MOS of the inverter on the output of the row decoder
121
             Cg_cdec_inv_p = Beta*5E-16*L;
122
     %gate capacitance of the n_MOS of the inverter on the output of the row decoder
123
             Cg\_cdec\_inv\_n = 5E-16*L;
124
     %drain capacitance of the sense amplifier p-MOS transistor
125
             Cd_sa_p = Beta*1.7E-16*L;
126
     % drain\ capacitance\ of\ the\ sense\ amplifier\ n-MOS\ transistor
127
             Cd sa n = 1.7E-16*L;
128
     %gate capacitance of the sense amplifier p-MOS transistor
129
             Cg_sa_p = Beta*5E-16*L;
130
     *gate capacitance of the sense amplifier n-MOS transistor
131
             Cg_sa_n = 5E-16*L;
132
     %input sense amplifier resistance
133
             Req_sa_mod_parallel = 100;
134
     %percentage of voltage swing that makes the sense amplifier switch
135
             K SA = 0.05;
136
     %equivalent resistance of the slice pass transistor
137
             Req slice = 200;
138
     %drain capacitance of the pass transistor on the output from the slice
139
             Cd_slice = 1.7E-16*L;
140
     %gate capacitance of the pass transistor on the output from the slice
141
             Cg_slice = 5E-16*L;
142
     %equivalent resistance of a row pass transistor, on the output of the row decoder and
143
     Req_rowpass = 200;
144
     %gate capacitance of a row pass transistor, on the output of the row decoder and
145
     → connecting it to the wordline
             Cg_rowpass = 5E-16*L;
146
     %drain capacitance of a row pass transistor, on the output of the row decoder and
147
     Cd_rowpass = 1.7E-16*L;
148
     %equivalent resistance of a column pass transistor, on the output of the column
149
       decoder and connecting it to the sense amplifier
             Req_colpass = 200;
150
```

```
%qate capacitance of the pass transistor on the output of the column decoder and
151
    → connecting it to the sense amplifier
           Cg_{colpass} = 5E-16*L;
152
    %drain capacitance of the pass transistor on the output of the column decoder and
153
    → connecting it to the sense amplifier
           Cd_colpass = 1.7E-16*L;
154
    %number of erase cycles
155
           N_{erase} = 3;
156
157
    %distance between columns of transistor
158
           Pitch_pp = 3.00E-07;
159
    %gate/drain distance
160
           Pitch_contact_PT = 5.00E-08;
161
    %Gate gate distance between floating gate mos
162
           Pitch_FGT_FGT = 1.50E-07;
163
    %Gate gate distance between floating gate mos and normal mos
164
           Pitch PT FGT = 1.50E-07;
165
    %drain/source contact in new generation mos (equal to 0 for bulk tech)
166
           H_contact = 0;
167
168
169
    170
171
    172
    %%COMPUTATIONS - TEST 1 N_bl N_wl Variation
173
174
    for i=1:numel(N_wl_array)
175
    N_slice = 1;
176
    N_wl = N_wl_array(i);
177
    N_bl = N_bl_array(i);
178
179
    for j=1:N_wl
180
    %array of the resistances used in the elmore delay model of a string
181
           R(j) = 200;
182
    %array of the capacitances used in the elmore delay model of a string
183
           C(j) = C_d_fg;
184
    end
185
186
187
     [ P_read, P_write, P_erase, Total_area, Total_volume, Total_delay ] = Memories3D
188
                 N_slice,...
           C_g_fg,...
189
           C_d_fg,...
190
```

```
C_g_pt,...
191
              C_d_pt,...
192
              C_wl_wire,...
193
              C_bl_wire,...
194
              C_ssl_wire,...
195
              N_bl,...
196
              N_wl,...
197
              V_on_pt,...
198
              V_bl_prec,...
199
          V_bl_erase,...
200
              p_0,...
201
              E_tunnel,...
202
              V_prog,...
203
              V_rd_sel,...
204
              V_rd_unsel,...
205
206
              V_rd_1,...
207
              V_rd_0,...
              V_inhibit,...
208
              f_read,...
209
              f_write,...
210
              f_erase,...
211
              R,...
212
              C,...
213
              I_on_driver,...
214
              C_ext_pu_driver,...
215
              Cg_pre,...
216
              R_ext_pu_driver,...
217
              Cg_sdec_n,...
218
              Cg_rdec_n,...
219
              Cg_cdec_n,...
220
              Cd_sdec_n,...
221
              Cd_rdec_n,...
222
              Cd_cdec_n,...
223
224
              Req_sdec_n,...
              Cd_sdec_pcharge,...
225
              Cg_sdec_inv_p,...
226
              Cg_sdec_inv_n,...
227
              Req_sdec_inv_p,...
228
              Cd_sdec_inv_p,...
229
              Cd_sdec_inv_n,...
230
              Req_rdec_n,...
231
              Cd_rdec_pcharge,...
232
              Cg_rdec_inv_p,...
233
```

```
Cg_rdec_inv_n,...
234
             Req_rdec_inv_p,...
235
             Cd_rdec_inv_p,...
236
             Cd_rdec_inv_n,...
237
             Cd_cdec_pcharge, ...
238
             Cg_cdec_inv_p,...
239
             Cg_cdec_inv_n,...
240
             Cd_sa_p,...
241
             Cd_sa_n,...
242
             Cg_sa_p,...
243
             Cg_sa_n,...
244
             Req_sa_mod_parallel,...
245
             K_SA,...
246
             Req_slice,...
247
             Cd_slice,...
248
             Cg_slice,...
249
             Req_rowpass,...
250
             Cg_rowpass,...
251
             Cd_rowpass,...
252
             Req_colpass,...
253
             Cg_colpass,...
254
             Cd_colpass,...
255
             N_erase,...
256
             Tr_n_Area,...
258
             Tr_p_Area,...
             Pitch_pp,...
259
             Pitch_contact_PT,...
260
             Pitch_FGT_FGT,...
261
             Pitch_PT_FGT,...
262
             H_contact);
263
^{264}
     Total_delay_array_1(i)=Total_delay;
265
     Total_area_array_1(i)=Total_area;
266
267
     Total_volume_array_1(i)=Total_volume;
    P_read_array_1(i)=P_read;
268
     P_write_array_1(i)=P_write;
269
    P_erase_array_1(i)=P_erase;
270
271
     end
272
273
    figure(1)
274
    xq = 64:1:2048;
275
    276
        s coordinate y punti interpolazione
```

```
plot(N_wl_array,Total_delay_array_1, '*', xq, s)
277
    title('Total delay')
278
    xlabel('N_{wl} and N_{bl}')
279
    ylabel('Delay')
280
    grid on
281
282
    figure(2)
283
    xq = 64:1:2048;
284
    s = spline(N_wl_array, Total_area_array_1, xq); %xq coordinate x punti interpolazione,
285
     → s coordinate y punti interpolazione
    plot(N_wl_array,Total_area_array_1, '*', xq, s)
286
    title('Total area')
287
    xlabel('N_{wl} and N_{bl}')
288
    ylabel('Area')
    grid on
290
291
    figure(3)
292
    xq = 64:1:2048;
293
    294
     \rightarrow interpolazione, s coordinate y punti interpolazione
    plot(N_wl_array,Total_volume_array_1, '*', xq, s)
295
    title('Total volume')
296
    xlabel('N_{wl} and N_{bl}')
297
    ylabel('Volume')
    grid on
299
300
    figure(4)
301
    xq = 64:1:2048;
302
    s = spline(N_wl_array,P_read_array_1,xq); %xq coordinate x punti interpolazione, s
303
     → coordinate y punti interpolazione
    plot(N_wl_array,P_read_array_1, '*', xq, s)
304
    title('Read Power')
305
    xlabel('N_{wl} and N_{bl}')
306
    ylabel('Power')
307
    grid on
308
309
    figure(5)
310
    xq = 64:1:2048;
311
    312
     → coordinate y punti interpolazione
    plot(N_wl_array,P_write_array_1, '*', xq, s)
313
    title('Write Power')
314
    xlabel('N_{wl} and N_{bl}')
315
```

```
ylabel('Power')
316
    grid on
317
318
    figure(6)
319
    xq= 64:1:2048;
320
    → coordinate y punti interpolazione
    plot(N_wl_array,P_erase_array_1, '*', xq, s)
322
    title('Erase Power')
323
    xlabel('N {wl} and N {bl}')
324
    ylabel('Power')
325
    grid on
326
327
    328
    329
330
    %%COMPUTATIONS - TEST 2 N_slice Variation
331
332
    for k=1:numel(N_slice_array)
333
    N_slice = N_slice_array(k);
334
    N_wl = N_wl_array(5);
335
    N_bl = N_bl_array(5);
336
337
    for l=1:N_wl
338
    %array of the resistances used in the elmore delay model of a string
339
          R(1) = 200;
340
    %array of the capacitances used in the elmore delay model of a string
341
          C(1) = C_d_fg;
342
    end
343
344
345
     [ P_read, P_write, P_erase, Total_area, Total_volume, Total_delay ] = Memories3D
346
     \hookrightarrow (
                N_slice,...
          C_g_fg,...
347
          C_d_fg,...
348
          C_g_pt,...
349
                                 %c_qaa_pt PASS TRANSISTOR SST GST
          C_d_pt,...
350
          C_wl_wire,...
351
          C_bl_wire,...
352
          C_ssl_wire,...
353
354
          N_bl,...
          N_w1, ...
355
          V_on_pt,...
356
```

```
V_bl_prec,...
357
          V_bl_erase,...
358
              p_0,...
359
              E_tunnel,...
360
              V_prog,...
361
              V_rd_sel,...
362
              V_rd_unsel,...
363
              V_rd_1,...
364
              V_rd_0,...
365
              V_inhibit,...
366
              f_read,...
367
              f_write,...
368
              f_erase,...
369
              R,...
370
              C,...
371
              I_on_driver,...
372
              C_ext_pu_driver,...
373
              Cg_pre,...
374
              R_ext_pu_driver,...
375
              Cg_sdec_n,...
376
              Cg_rdec_n,...
377
              Cg_cdec_n,...
378
              Cd_sdec_n,...
379
              Cd_rdec_n,...
              Cd_cdec_n,...
381
              Req_sdec_n,...
382
              Cd_sdec_pcharge,...
383
              Cg_sdec_inv_p,...
384
              Cg_sdec_inv_n,...
385
              Req_sdec_inv_p,...
386
              Cd_sdec_inv_p,...
387
              Cd_sdec_inv_n,...
388
              Req_rdec_n,...
389
              Cd_rdec_pcharge,...
390
              Cg_rdec_inv_p,...
391
              Cg_rdec_inv_n,...
392
              Req_rdec_inv_p,...
393
              Cd_rdec_inv_p,...
394
              Cd_rdec_inv_n,...
395
              Cd_cdec_pcharge,...
396
              Cg_cdec_inv_p,...
397
              Cg_cdec_inv_n,...
398
              Cd_sa_p,...
399
```

```
Cd_sa_n,...
400
             Cg_sa_p,...
401
             Cg_sa_n,...
402
             Req_sa_mod_parallel,...
403
             K_SA,...
404
             Req_slice,...
405
             Cd_slice,...
406
             Cg_slice,...
407
             Req_rowpass,...
408
             Cg_rowpass,...
409
             Cd_rowpass,...
410
             Req_colpass,...
411
             Cg_colpass,...
412
             Cd_colpass,...
413
             N_erase,...
             Tr_n_Area,...
415
             Tr_p_Area,...
416
             Pitch_pp,...
417
             Pitch_contact_PT,...
418
             Pitch_FGT_FGT,...
419
             Pitch_PT_FGT,...
420
             H_contact);
421
422
     Total_delay_array_2(k)=Total_delay;
423
     Total_area_array_2(k)=Total_area;
424
     Total_volume_array_2(k)=Total_volume;
425
     P_read_array_2(k)=P_read;
426
     P_write_array_2(k)=P_write;
427
    P_erase_array_2(k)=P_erase;
428
429
     end
430
431
    figure(7)
432
     xq= 32:1:256;
433
     434
     → interpolazione, s coordinate y punti interpolazione
    plot(N_slice_array,Total_delay_array_2, '*', xq, s)
435
     title('Total delay')
436
     xlabel('N_{slice}')
437
    ylabel('Delay')
438
     grid on
439
440
    figure(8)
441
```

```
xq= 32:1:256;
442
     443
     → interpolazione, s coordinate y punti interpolazione
    plot(N_slice_array,Total_area_array_2, '*', xq, s)
444
     title('Total area')
445
     xlabel('N_{slice}')
446
     ylabel('Area')
447
     grid on
448
449
    figure(9)
450
    xq= 32:1:256;
451
     s = interp1(N_slice_array,Total_volume_array_2,xq); *xq coordinate x punti
452
     → interpolazione, s coordinate y punti interpolazione
     plot(N_slice_array,Total_volume_array_2, '*', xq, s)
453
    title('Total volume')
454
     xlabel('N_{slice}')
455
    ylabel('Volume')
456
    grid on
457
458
    figure(10)
459
    xq= 32:1:256;
460
     s = interp1(N_slice_array,P_read_array_2,xq); %xq coordinate x punti interpolazione,
461
     → s coordinate y punti interpolazione
    plot(N_slice_array,P_read_array_2, '*', xq, s)
462
    title('Read Power')
463
    xlabel('N {slice}')
464
    ylabel('Power')
465
     grid on
466
467
    figure(11)
468
    xq= 32:1:256;
469
     s = interp1(N_slice_array,P_write_array_2,xq); %xq coordinate x punti interpolazione,
470
     → s coordinate y punti interpolazione
    plot(N_slice_array,P_write_array_2, '*', xq, s)
471
    title('Write Power')
472
    xlabel('N_{slice}')
473
    ylabel('Power')
474
    grid on
475
476
    figure(12)
477
    xq = 32:1:256;
478
    s = interp1(N_slice_array,P_erase_array_2,xq); %xq coordinate x punti interpolazione,
479
     → s coordinate y punti interpolazione
```

```
plot(N_slice_array,P_erase_array_2, '*', xq, s)

title('Erase Power')

xlabel('N_{slice}')

ylabel('Power')

grid on
```

## 5.2 | Memories3D.m

```
function [ P_read, P_write, P_erase, Total_area, Total_volume, Total_delay ] =
        Memories3D (
                              N_slice,...
             C_g_fg,...
             C_d_fg,...
3
             C_g_pt,...
4
             C_d_pt,...
5
             C_wl_wire,...
6
             C_bl_wire,...
             C_ssl_wire,...
             N_bl,...
10
             N_w1,...
             V_on_pt,...
11
             V_bl_prec,...
12
         V_bl_erase,...
13
             p_0,...
14
             E_tunnel,...
15
             V_prog,...
16
             V_rd_sel,...
^{17}
             V_rd_unsel,...
18
             V_rd_1,...
19
             V_rd_0,...
20
             V_inhibit,...
21
             f_read,...
22
             f_write,...
23
             f_erase,...
24
             R,...
25
             C,...
26
             I_on_driver,...
28
             C_ext_pu_driver,...
             Cg_pre,...
29
             R_ext_pu_driver,...
30
```

```
Cg_sdec_n,...
31
             Cg_rdec_n,...
32
             Cg_cdec_n,...
33
             Cd_sdec_n,...
34
             Cd_rdec_n,...
35
             Cd_cdec_n,...
36
             Req_sdec_n,...
37
             Cd_sdec_pcharge,...
38
             Cg_sdec_inv_p,...
39
             Cg_sdec_inv_n,...
40
             Req_sdec_inv_p,...
41
             Cd_sdec_inv_p,...
42
             Cd_sdec_inv_n,...
43
             Req_rdec_n,...
             Cd_rdec_pcharge,...
45
             Cg_rdec_inv_p,...
46
             Cg_rdec_inv_n,...
47
             Req_rdec_inv_p,...
48
             Cd_rdec_inv_p,...
49
             Cd_rdec_inv_n,...
50
             Cd_cdec_pcharge,...
51
             Cg_cdec_inv_p,...
52
             Cg_cdec_inv_n,...
53
             Cd_sa_p,...
54
55
             Cd_sa_n,...
             Cg_sa_p,...
56
             Cg_sa_n,...
57
             Req_sa_mod_parallel,...
58
             K_SA,...
59
             Req_slice,...
60
             Cd_slice,...
61
             Cg_slice,...
62
             Req_rowpass,...
63
             Cg_rowpass,...
64
             Cd_rowpass,...
65
             Req_colpass,...
66
             Cg_colpass,...
67
             Cd_colpass,...
68
             N_erase,...
69
             Tr_n_Area,...
70
             Tr_p_Area, ...
71
             Pitch_pp,...
72
             Pitch_contact_PT,...
73
```

```
Pitch_FGT_FGT, ...
74
            Pitch_PT_FGT,...
75
            H_contact)
76
77
78
79
    80
    %% GEOMETRY PARAMETERS - COMPUTED
81
    % width of the array of memory
82
            W=N bl*Pitch pp;
83
    % length of the array of memory
84
            L=N_slice*Pitch_pp;
85
    % height of the array of memory
86
            H=2*Pitch_contact_PT+((N_wl+2)-1)*Pitch_FGT_FGT+2*Pitch_PT_FGT+2*H_contact;
87
    % length of bitline
88
            L_bl=H;
89
    % length of wordline
90
            L wl=W;
91
    % Number of bit of the addresses
92
            Block Address= ceil(log2(N slice));
93
            Row_Address= ceil(log2(N_wl));
94
            Column_Address= ceil(log2(N_bl));
95
96
    %% COMMON PARAMETERS - COMPUTED
    % wordline capacitance
98
            C wl=Cd rowpass + C g fg * N bl + C wl wire * L wl;
99
    % bitline capacitance
100
            C_SA_in=Cd_sa_p+Cd_sa_n+Cg_sa_p+Cg_sa_n;
101
            C_bl=2*C_d_pt+N_wl*C_d_fg+C_bl_wire*L_bl+C_SA_in;
102
            C_SA=Cd_colpass+Cd_slice;
103
    % decoder capacitance
104
            C_slice_stack=0.5*Cg_sdec_n*Block_Address*N_slice;
105
            C_row_stack=0.5*Cg_rdec_n*Row_Address*N_wl;
106
            C_col_stack=0.5*Cg_cdec_n*Column_Address*N_bl;
107
            Cd_sdec_eval=Block_Address*Cd_sdec_n;
108
            Cd rdec eval=Row Address*Cd rdec n;
109
            Cd_cdec_eval=Column_Address*Cd_cdec_n;
110
            C_slice_dec=Cd_sdec_pcharge+Cd_sdec_eval+Cg_sdec_inv_p+Cg_sdec_inv_n;
111
            C_row_dec=Cd_rdec_pcharge+Cd_rdec_eval+Cg_rdec_inv_p+Cg_rdec_inv_n;
112
            C_col_dec=Cd_cdec_pcharge+Cd_cdec_eval+Cg_cdec_inv_p+Cg_cdec_inv_n;
113
114
115
    116
```

```
117
    %Slice decoder evaluation stack charge energy
118
            E_stack_sdec=0.5*C_slice_stack*(V_on_pt^2);
119
120
    % Slice decoder energy
121
            E_slice_dec= 0.5*C_slice_dec*(V_on_pt)^2;
122
123
    % energy to activate the selected slice
124
            E_row_pt= 0.5*(Cg_rowpass*(N_wl+2)+Cg_slice)*V_on_pt^2;
125
126
    %Row decoder evaluation stack charge energy
127
            E_stack_rdec=0.5*C_row_stack*(V_on_pt^2)*N_slice;
128
129
    % Row decoder energy
130
            131
             132
    %Column decoder evaluation stack charge energy
133
            E_stack_cdec=0.5*C_col_stack*(V_on_pt^2)*N_slice;
134
135
    % Column decoder energy
136
            E_col_dec= 0.5*C_col_dec*(V_on_pt)^2*N_slice;
137
138
    % dissipated energy in the precharge block
139
            E_pre= 0.5*(C_ext_pu_driver+Cg_pre)*(V_bl_prec^2)*N_bl;
140
141
    % dissipated energy in the precharge phase BL
142
            E_bl= 0.5*C_bl_wire*L_bl*(V_bl_prec^2)*N_bl;
143
144
    % energy to switch the selected wordline WL
145
            E_sel= 0.5*C_wl*((V_rd_sel)^2);
146
147
    % energy to switch the unselected wordlines WL
148
            E_{unsel} = 0.5*C_wl*((V_{rd_unsel})^2)*(N_wl-1);
149
150
    % energy to read a 1
151
            E_1=0.5*C_bl*((V_bl_prec-V_rd_1)^2)*N_bl*(1-p_0);
152
153
    % energy to read a O
154
            E_0=0.5*C_bl*((V_bl_prec-V_rd_0)^2)*N_bl*p_0;
155
156
    \% energy to activate SST and GST
            E_pt = 2*(0.5*C_g_pt*V_on_pt^2)*N_bl;
158
```

```
159
    % energy on the string select line and ground select line
160
          E_sl= 2*(0.5*(C_ssl_wire*L_wl)* V_on_pt^2);
161
162
    % energy of the sense amplifier
163
          E_SA=
164
           → 0.5*C_SA*V_bl_prec*((V_bl_prec-V_rd_0)*p_0+(V_bl_prec-V_rd_1))*(1-p_0)*N_bl;
165
    % energy to read the selected bitline
166
          E_col_pt= 0.5*Cg_colpass*V_on_pt^2;
167
168
    %total read energy
169
          E_read=E_stack_sdec+E_slice_dec+E_row_pt+E_stack_rdec+E_row_dec+E_stack_cdec+E_col_dec+E_pre
170
171
    % total read power
172
          P_read=E_read*f_read;
                                     %output of the function
173
174
    175
    %% WRITE POWER
176
    177
178
    %Slice decoder evaluation stack charge energy
179
          E_stack_sdec=0.5*C_slice_stack*(V_on_pt^2);
180
181
    % Slice decoder energy
182
          E_slice_dec= 0.5*C_slice_dec*(V_on_pt)^2;
183
184
    % energy to activate the selected slice
185
          E_row_pt= 0.5*(Cg_rowpass*(N_wl+2)+Cg_slice)*V_on_pt^2;
186
187
    %Row decoder evaluation stack charge energy
188
          E_stack_rdec=0.5*C_row_stack*(V_on_pt^2)*N_slice;
189
190
    % Row decoder energy
191
          E_row_dec= 0.5*C_row_dec*((V_prog)^2 + ((V_inhibit)^2)*(N_wl-1) +
192
           193
    % dissipated energy in the precharge block
194
          E_pre= 0.5*(C_ext_pu_driver+Cg_pre)*(V_bl_prec^2)*N_bl;
195
196
    % energy to precharge the bitlines
197
          E_bl= 0.5*C_bl_wire*L_bl*(V_bl_prec^2)*N_bl;
198
```

```
199
    % energy to switch the selected wordline
200
           E_sel=0.5*C_wl*(V_prog)^2;
201
202
    % energy to switch unselected wordlines
203
           E_{unsel=0.5*C_wl*(V_inhibit)^2*(N_wl-1)};
204
205
    % inhibit energy (to mantain
206
    \hookrightarrow 1)
           E_bl_inhibit=0.5*(C_bl-C_d_fg*N_wl)*((0.8*V_inhibit)^2)*N_bl*(1-p_0);
207
208
    % write energy (to write 0)
209
          E_bl_sel=(0.5*(C_bl-C_d_fg*N_wl)*(0-V_bl_prec)^2 + E_tunnel)*N_bl*p_0;
210
211
    % SST/GST energy
212
           E_pt= 2*(0.5*C_g_pt*V_on_pt^2)*N_bl;
213
214
    % energy on the string select line and ground select line
215
           E_sl= 2*(0.5*(C_ssl_wire*L_wl)* V_on_pt^2);
216
217
    % total write energy
218
           E_write=E_stack_sdec+E_slice_dec+E_row_pt+E_stack_rdec+E_row_dec+E_pre+E_bl+E_sel+E_unsel+E_
219
220
    % total write power
221
222
    P_write=E_write*f_write;
                                  %output of the function
223
    224
    %% ERASE POWER
225
    226
227
    %Slice decoder evaluation stack charge energy
228
           E_stack_sdec=0.5*C_slice_stack*(V_on_pt^2);
230
    % Slice decoder energy
231
           E_slice_dec= 0.5*C_slice_dec*(V_on_pt)^2;
232
233
    % energy to activate the selected slice
234
           E_row_pt= 0.5*(Cg_rowpass*(N_wl+2)+Cg_slice)*V_on_pt^2;
235
236
237
    %Row decoder evaluation stack charge energy
           E_stack_rdec=0.5*C_row_stack*(V_on_pt^2)*N_slice;
239
```

```
% Row decoder energy
240
                               241
242
            % dissipated energy in the precharge block
243
                               E_pre= 0.5*(C_ext_pu_driver+Cg_pre)*(V_bl_prec^2)*N_bl;
244
245
            % energy to precharge the bitline
246
                               E_bl= 0.5*C_bl_wire*L_bl*(V_bl_prec^2)*N_bl;
247
248
            % energy to start erasing the block
249
                               E_erase_slice=0.5*(C_bl)*((V_bl_erase-V_bl_prec)^2)*N_bl+E_tunnel*N_bl*N_wl;
250
251
            % SST/GST energy
252
                               E_pt= 2*(0.5*C_g_pt*V_on_pt^2)*N_bl;
253
254
            % energy on the string select line and ground select line
255
                               E_sl= 2*(0.5*(C_ssl_wire*L_wl)* V_on_pt^2);
256
257
            % total erase energy
258
                               E_erase=E_stack_sdec+E_slice_dec+E_row_pt+E_stack_rdec+E_row_dec+E_pre+E_bl+(E_erase_slice+F_row_dec+E_pre+E_bl+(E_erase_slice+F_row_dec+E_pre+E_bl+(E_erase_slice+F_row_dec+E_pre+E_bl+(E_erase_slice+F_row_dec+E_pre+E_bl+(E_erase_slice+F_row_dec+E_pre+E_bl+(E_erase_slice+F_row_dec+E_pre+E_bl+(E_erase_slice+F_row_dec+E_pre+E_bl+(E_erase_slice+F_row_dec+E_pre+E_bl+(E_erase_slice+F_row_dec+E_pre+E_bl+(E_erase_slice+F_row_dec+E_pre+E_bl+(E_erase_slice+F_row_dec+E_pre+E_bl+(E_erase_slice+F_row_dec+E_pre+E_bl+(E_erase_slice+F_row_dec+E_pre+E_bl+(E_erase_slice+F_row_dec+E_pre+E_bl+(E_erase_slice+F_row_dec+E_pre+E_bl+(E_erase_slice+F_row_dec+E_pre+E_bl+(E_erase_slice+F_row_dec+E_pre+E_bl+(E_erase_slice+F_row_dec+E_pre+E_bl+(E_erase_slice+F_row_dec+E_pre+E_bl+(E_erase_slice+F_row_dec+E_pre+E_bl+(E_erase_slice+F_row_dec+E_pre+E_bl+(E_erase_slice+F_row_dec+E_pre+E_bl+(E_erase_slice+F_row_dec+E_pre+E_bl+(E_erase_slice+F_row_dec+E_pre+E_bl+(E_erase_slice+F_row_dec+E_pre+E_bl+(E_erase_slice+F_row_dec+E_pre+E_bl+(E_erase_slice+F_row_dec+E_pre+E_bl+(E_erase_slice+F_row_dec+E_pre+E_bl+(E_erase_slice+F_row_dec+E_pre+E_bl+(E_erase_slice+F_row_dec+E_pre+E_bl+(E_erase_slice+F_row_dec+E_pre+E_bl+(E_erase_slice+F_row_dec+E_pre+E_bl+(E_erase_slice+F_row_dec+E_pre+E_bl+(E_erase_slice+F_row_dec+E_pre+E_bl+(E_erase_slice+F_row_dec+E_pre+E_bl+(E_erase_slice+F_row_dec+E_pre+E_bl+(E_erase_slice+F_row_dec+E_pre+E_bl+(E_erase_slice+F_row_dec+E_pre+E_bl+(E_erase_slice+F_row_dec+E_pre+E_bl+(E_erase_slice+F_row_dec+E_pre+E_bl+(E_erase_slice+F_row_dec+E_pre+E_bl+(E_erase_slice+F_row_dec+E_pre+E_bl+(E_erase_slice+F_row_dec+E_pre+E_bl+(E_erase_slice+F_row_dec+E_pre+E_bl+(E_erase_slice+F_row_dec+E_pre+E_bl+(E_erase_slice+F_row_dec+E_pre+E_bl+(E_erase_slice+F_row_dec+E_pre+E_bl+(E_erase_slice+F_row_dec+E_pre+E_bl+(E_erase_slice+F_row_dec+E_pre+E_bl+(E_erase_slice+F_row_dec+E_bl+(E_erase_slice+F_row_dec+E_bl+(E_erase_slice+F_row_dec+E_bl+(E_erase_slice+F_row_dec+E_bl+(E_erase_slice+F_row_dec+E_bl+(E_erase_slice+F_row_dec+E_bl+(E_erase_slice+F_row_dec+E
259
260
            % total erase power
261
                                                                                                   %output of the function
            P_erase=E_erase*f_erase;
262
263
            264
            "total delay: computed in a read operation (which includes also a precharge
265
            → operation)
           del=0;
266
267
            %Delay to activate precharge unit - RC delay
268
                     del = (C_ext_pu_driver+Cg_pre)*R_ext_pu_driver + del;
269
270
            %Precharge delay
                     del = ((C_bl_wire*L_bl)*V_bl_prec)/I_on_driver + del;
272
273
            %Block decoder delay - Gate delay
274
                               Req_n=Req_sdec_n;
275
                               Cd=Cd_sdec_pcharge+Cd_sdec_eval;
276
                               Cl=Cg_sdec_inv_p+Cg_sdec_inv_n;
277
                               Stack_n=Block_Address;
278
279
                               R_n=Stack_n*Req_n;
                     del_block_dec=R_n*(Cd+Cl);
280
281
```

```
"Inverter on block decoder's output delay - Gate delay
282
             Req_p=Req_sdec_inv_p;
283
             Cd=Cd_sdec_inv_p+Cd_sdec_inv_n;
284
             Cl=Cg_rowpass*(N_wl+2)+Cg_slice;
285
             Stack_p=1;
286
             R_p=Stack_p*Req_p;
287
             del_block_inv=R_p*(Cd+C1);
288
289
     %Row decoder delay - Gate delay
290
             Req n=Req rdec n;
291
             Cd=Cd_rdec_pcharge+Cd_rdec_eval;
292
             Cl=Cg_rdec_inv_p+Cg_rdec_inv_n;
293
             Stack_n=Row_Address;
294
             R_n=Stack_n*Req_n;
295
         del_row_dec=R_n*(Cd+C1);
297
     %Word line charge delay - Elmore delay
298
             Req_inv=Req_rdec_inv_p;
299
             Cd_inv=Cd_rdec_inv_p+Cd_rdec_inv_n;
300
             Req_pass=Req_rowpass;
301
             Cd_pass=Cd_rowpass;
302
             Cl=C_g_pt*N_bl;
303
             del_row_inv = (Req_inv*(Cd_inv+Cd_pass+Cl)+Req_pass*(Cd_pass+Cl));
304
     %Bit line delay (the K_SA factor is the fraction of the bit line
306
     %delay that influences the total delay, because afterwards the sense
307
     %amplifier is triggered. About 5-10 mV should be the initial differential
308
     %signal for the sense amplifier) - Elmore delay
309
             k=0;
310
             tau_eval=0;
311
             % evaluation delay
312
             for i=1:length(R)
313
                      k=k+R(i);
                      tau_eval=tau_eval+C(i)*k;
315
             end
316
             del=K_SA*tau_eval + del;
317
318
     %Sense amplifier delay
319
320
          \rightarrow del=Req_sa_mod_parallel*(Cd_sa_p+Cd_sa_n+Cg_sa_p+Cg_sa_n+(C_bl_wire*L_bl)+Cd_colpass)
             + del;
321
     %Column pass transistor and slice transistor delay (after switching of SA) - Elmore
322
         delay
```

```
Req_pass=Req_colpass;
323
            Cd_pass=Cd_colpass;
324
            C1=0;
                         %empty load condition
325
            del = (Req_pass*(Cd_pass+Cd_slice+Cl)+Req_slice*(Cd_slice+Cl)) + del;
326
327
    if(del_block_dec>del_row_dec)
328
            del=del_block_dec+del;
329
    else
330
            del=del_row_dec+del;
331
    end
332
333
    if(del_block_inv>del_row_inv)
334
            del=del_block_inv+del;
335
336
    else
            del=del_row_inv+del;
    end
338
339
    Total_delay=0.69*del;
340
341
    342
343
    % block decoder
344
            n_Tr_n_Block_Dec = Block_Address*N_slice+N_slice+Block_Address;
345
            n_Tr_p_Block_Dec = 2*N_slice+ Block_Address;
346
            Block_Dec_Area = n_Tr_n_Block_Dec*Tr_n_Area + n_Tr_p_Block_Dec*Tr_p_Area;
347
    % row decoder
348
            n_Tr_n_Row_Dec = Row_Address*(N_wl+2)+(N_wl+2)+Row_Address;
349
            n_Tr_p_Row_Dec = 2*(N_wl+2)+ Row_Address;
350
            Row_Dec_Area = n_Tr_n_Row_Dec*Tr_n_Area +
351
                                                               %%
            % colum decoder
352
            n_Tr_n_Column_Dec = Column_Address*N_bl+N_bl+Column_Address;
353
            n_Tr_p_Column_Dec = 2*N_bl+ Column_Address;
354
            Column_Dec_Area = n_Tr_n_Column_Dec*Tr_n_Area +
355
            %pass_block_row
356
            n_Tr_n_pass_row_Area =
357
            \rightarrow (N_wl+2)*Tr_n_Area;
    %pass_block_column post-sense
358
            n_Tr_n_pass_column_Area =
359

→ N_bl*Tr_n_Area;

    %pass_block_slice
360
            n_Tr_n_pass_slice_Area =
361

→ N_slice*Tr_n_Area;
```

```
%precharge_p_mos
362
            n_Tr_p_precharge_Area =
363
            \hookrightarrow N_bl*Tr_p_Area;
    % sense amplifier
364
            n_Tr_n_SA = N_bl*3;
365
            n_Tr_p_SA = N_bl*3;
366
            SA_Area = n_Tr_n_SA*Tr_n_Area +
367
            368
    "Boundary component area (block decoder, row decoder, colum decoder, sence amplifier,
369
     → pass transistors, precharge_p_mos)
            Area_bound_comp = Block_Dec_Area + Row_Dec_Area + Column_Dec_Area + SA_Area +
370

¬ n_Tr_p_precharge_Area;

    "Boundary component Volume (block decoder, row decoder, colum decoder, sence
371
     → amplifier, pass transistors, precharge_p_mos)
            Volume_bound_comp = Area_bound_comp*L;
372
373
    % array area
374
            Area_memory=H*W;
375
    % array volume
376
            Volume_memory=Area_memory*L;
377
378
    % total area (total number of transistor * area of single transistor)
379
        Total_area = Area_memory +
380
         → Area bound comp;
                                                          %output of the function
    % total volume (sum of volumes memory and boundary component)
381
            Total_volume = Volume_memory + Volume_bound_comp;
                                                                          %output of
382

    → the function

383
    end
384
```

## **Bibliography**

[1] V. Mohan, T. Bunker, L. Grupp, S. Gurumurthi, M. R. Stan, S. Swanson (2013), *Modeling Power Consumption of NAND Flash Memories Using FlashPower*, IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 32, NO. 7, JULY 2013.