



POLITECNICO DI TORINO
Electronic Engineering

Integrated Systems Technology

Project Report

Multiplier area, performance and power estimator

Group 4

Alessandro Di Paola 255174

Gianluca Tortora 238794

Riccardo Vitetta 243740

Contents

1	Introduction	2
2	Technological parameters, basic blocks and multiplier types	3
2.1	Basic gates	3
2.2	Basic blocks	5
2.3	Baugh-Wooley multiplier	6
2.4	Even-Odd multiplier	7
2.5	Modified Booth Multiplier	9
3	Reduction tree	10
3.1	Wallace	10
3.2	Dadda	11
4	Final two-operand adder	12
4.1	RCA	12
4.2	CLA	12
4.3	Parallel-Prefix approach	13
4.3.1	Ladner-Fischer adder	14
4.3.2	Brent-Kung adder	15
4.3.3	Kogge-Stone adder	15
5	Results and possible improvements	17
5.1	Example A: Baugh-Wooley multiplier	17
5.2	Example B: Dadda multiplier with RCA	18
5.3	Example C: Dadda multiplier with Ladner-Fischer (parallel prefix) adder	19
5.4	Example D: MBE multiplier with Dadda reduction tree and CLA final adder	20
5.5	Possible improvements	21
A	Appendix	22

1 Introduction

The goal of this project is to create a flexible MATLAB script for the estimation of area, critical path (frequency) and power (static, dynamic) of a user-defined multiplier. Simplified models were used just for the sake of comparison between different multiplier types, hence not for gathering accurate data. The multipliers considered in this project are based on a parallel approach, in which all partial products to be summed together are computed at once. Such multipliers can be generally divided in three parts:

- Partial products generation circuit;
- Reduction tree, through which multiple operands are reduced to the sum of just two operands. In case of a radix-2 $N \times N$ multiplier the number of operands to be added will be N , in case of radix-4 the number of operands will reduce to $N/2$ and so on;
- Final (conventional) adder that performs the two-operand addition. Usually a fast adder is exploited: it allows a logarithmic critical path length increase w.r.t. multiplier width N .

The defined MATLAB script will allow the user to build heterogeneous multiplier architectures exploiting this concept. The script will generally ask to the user the insertion of four parameters, namely:

- "N", multiplier operands width, with 256 as the maximum allowed value;
- "a", that defines the multiplier type (Baugh-Wooley, Dadda, Wallace, MBE, Even-Odd), hence in general the partial product generation circuit;
- "b", that defines the reduction tree type (Dadda, Wallace);
- "c", that defines the final two-operand adder type (Ripple-Carry adder, parallel prefix approaches such as Ladner-Fischer, Brent-Kung, Kogge-Stone and finally Carry Look-Ahead adder).

In case of Baugh-Wooley multiplier "b" and "c" parameters won't be asked, while in case of Even-Odd multiplier "b" parameter won't be asked, since these are less generalisable architectures.

Of course in case of Dadda and Wallace multipliers the "b" parameter won't be asked since already specified with "a".

2 Technological parameters, basic blocks and multiplier types

In this chapter, the theoretical analysis for the estimation of parameters such as area, power consumption (static and dynamic) and delay has been performed. The reference technological parameters are taken from the International Technology Roadmap for Semiconductors (ITRS), 2009 edition. Starting from it, each block is built using standard CMOS gates, by adopting different mathematical solutions and considerations. In particular, the basic gates that have been considered are the inverter and the two inputs NAND. These are the bricks with which more complex structures are made up of: full adders and half adders, mainly, and for higher level multipliers as a whole. The technological parameters are reported in table 1.

Parameter	Value	Unit	Description
L_g	27	[nm]	Gate length
V_{dd}	0.97	[V]	Supply voltage
I_{on}	1200	[uA/um]	Saturation current
MP_{half}	45	[nm]	Half metal pitch
β	1.29	-	Electron/hole mobility ratio
C_{g_ideal}	0.73	[fF/um]	Gate capacitance
$C_{g_fringing}$	0.25	[fF/um]	Gate fringing capacitance
I_{leak}	100	[nA/um]	Leakage current
J_{g_max}	0.83	[kA/cm ²]	Gate current density
C_{ovl}	$0.2 * C_{g_ideal}$	[fF/um]	Overlap capacitance
C_{j0}	1	[fF/cm ²]	Junction capacitance, no bias
L_{SD}	L_g	[nm]	S-D regions length
M	1.5	-	Capacitance overhead factor

Table 1

By considering the INV and NAND2 gates as the basic gates to build the multiplier, all the output parameters involved in this analysis are computed by taking into account the number of these logic bricks inside the structure. For instance the total area (power consumption) of the architecture should be equal to the number of NAND2 multiplied by the area (power consumption) of a single NAND2 gate, and added to the number of inverters multiplied by the area (or power) of this basic gate.

2.1 Basic gates

The idea used to build CMOS gates is to size them in order to obtain the same driving strength of the minimum inverter (with minimum width W_n), that it used as a reference. W_n is assumed to be $10 * L_g$, where L_g is the effective channel length and it's hypothesized to be equal to the length of the S/D extensions. Also, the two nMOS, in the NAND2 gate, must have a width twice w.r.t. the reference nMOS in order to obtain the same current in the pull-down network.

The CMOS technology involves the presence of a nMOS network to pull-down the output voltage, and a dual pMOS network to pull it up. For the pMOS sizing one shall consider that the mobility of the electrons will surely be higher w.r.t. the hole mobility according to a β factor:

$$\mu_n = \beta \mu_p$$

The threshold voltage V_{th} of the two devices (nMOS, pMOS) has been assumed to be the same. In this way the current during the charging and discharging phases will be the same.

The capacitance seen from the input of a standard INV is:

$$C_{FO1} = C_{g_total}(1 + \beta)$$

Where the C_{g_total} is the total gate capacitance, made up of three contributions: the ideal gate capacitance C_{g_ideal} , the fringing capacitance $C_{g_fringing}$ and the overlapping one C_{ovl} .

The total load capacitance seen from the INV gate, instead, is computed by taking into account the C_{FO1} seen from the out, and the junction capacitances C_j :

$$C_{L,INV} = C_{FO1} + C_j$$

For NAND2 gate it has been considered a load capacitance C_{FO4} , but also interconnects and junction capacitances are considered by taking into account a factor M:

$$C_{FO4} = 4C_{FO1}$$

$$C_{L,NAND2} = C_{FO4}(1 + M)$$

In this way, the areas of the INV and NAND2 gates are expressed in table 2:

Port	Area
INV	$(1 + \beta)W_n L_{mos}$
NAND2	$2(2 + \beta)W_n L_{mos}$

Table 2

It's important to specify that L_{mos} is the sum of L_g with the source and the drain lengths. The

expression used to compute the delay is:

$$\tau = \frac{C_{g_total}}{I_{on}} V_{dd}$$

For the logic gates involved, it's possible to compute the delays as shown in table 3.

Port	Delay
INV	$\frac{C_{L,INV}}{C_{g_total}} \tau$
NAND2	$\frac{C_{L,NAND2}}{C_{L,INV}} \tau_{INV}$

Table 3

The two contributions for the power consumption derive from a dynamic component and a static one. The rule which describes the first contribution is the following:

$$P_{dyn} = \frac{1}{2} \alpha f C_L (V_{dd})^2$$

For the static power all the values, instead, are computed taking in account different possible input combinations, and summing the contributions coming from the gate (gate current) and from the S/D leakages.

In tables 4, 5 the total static current per unit width for the INV, NAND2 gates, respectively, are shown. To have an idea of the total static current, for each gate, it's required to sum all the contributions for all the possible combinations of the input, and then divide them by two (INV) or by four (NAND2).

Input	Output	I_S
0	1	$I_{sd,n} + I_{g,p}$
1	0	$I_{sd,p} + I_{g,n}$

Table 4

Input1	Input2	Output	I_S
0	0	1	$I_{sd,n} + 2I_{g,p}$
0	1	1	$I_{sd,n} + I_{g,p}$
1	0	1	$I_{sd,n} + I_{g,n} + I_{g,p}$
1	1	0	$2I_{sd,p} + 2I_{g,n}$

Table 5

2.2 Basic blocks

In order to implement the multiplier, basic blocks have to be defined. The most important ones are the half-adder (HA) and the full-adder (FA). The basic idea is to implement both structures by using only NAND2 and INV gates. Of course this is an extremely simplified model, in more realistic scenarios much more efficient structures are used. The HA structure is shown in figure 1, while the FA structure is shown in figure 2.




Figure 1 - Half adder, NAND2 and INV gates only




Figure 2 - Full adder, NAND2 gates only

The green and the red lines in figures 1,2 represent the critical paths from the input to, respectively, the carry and the sum outputs. By doing these assumption on HA and FA structures, the delay and area of both blocks can be determined as shown in table 6.

Gate	Area	Delay IN to S	Delay IN to C_{out}
HA	$Area_{INV} + 4Area_{NAND2}$	$3\tau_{NAND2}$	$\tau_{INV} + \tau_{NAND2}$
FA	$9Area_{NAND2}$	$6\tau_{NAND2}$	$5\tau_{NAND2}$

Table 6

2.3 Baugh-Wooley multiplier

The simplest way to implement a signed-inputs (2's complement number representation) array multiplier is to use the Baugh-Wooley algorithm. Starting from the operands A,B shown in the following

$$A = -a_{n-1}2^{n-1} + \sum_{i=0}^{n-2} a_i 2^i$$

$$B = -b_{n-1}2^{n-1} + \sum_{i=0}^{n-2} b_i 2^i$$

One can write their product as

$$P = AB = +a_{n-1}b_{n-1}2^{2n-2} + \sum_{i=0}^{n-2} \sum_{j=0}^{n-2} a_i b_j 2^{i+j} - 2^{n-1} \sum_{j=0}^{n-2} a_{n-1} b_j 2^j - 2^{n-1} \sum_{i=0}^{n-2} b_{n-1} a_i 2^i$$

By calling

$$-2^{n-1} \sum_{j=0}^{n-2} a_{n-1} b_j 2^j \rightarrow X \quad x_j = a_{n-1} b_j$$

$$-2^{n-1} \sum_{i=0}^{n-2} b_{n-1} a_i 2^i \rightarrow Y \quad y_i = b_{n-1} a_i$$

It is possible to see that the unrolled envelope for each power of two is as shown in figure 3.

	2n-1	2n-2	2n-3	...	n	n-1	n-2	...	1	0
- X	1	1	$\overline{x_{n-2}}$...	$\overline{x_1}$	$\overline{x_0} + 1$	0	...	0	0
- Y	1	1	$\overline{y_{n-2}}$...	$\overline{y_1}$	$\overline{y_0} + 1$	0	...	0	0
- X - Y	1	0	$\overline{x_{n-2} + y_{n-2}}$...	$\overline{x_1 + y_1} + 1$	$\overline{x_0 + y_0}$	0	...	0	0

Figure 3 - Baugh-Wooley algorithm

The final architecture for a 4x4 Baugh-Wooley multiplier is shown in figure 4.




Figure 4 - 4x4 Baugh-Wooley multiplier

The white and grey blocks (considering also the FAs in the RCA's chain) shown in figure 4, that compose this architecture are shown in greater detail in figure 5.



Figure 5 - Detail of white and grey blocks

It is possible to predict (table 7) how many blocks can be allocated depending on the number of bits N of the two inputs, inputs with the same width are assumed.

Block	Value
#Grey Blocks (n_{GB})	$2(N - 1)$
#White Blocks (n_{WB})	$N^2 - n_{GB}$
#FA _{RCA} (n_{FA})	N

Table 7

The area occupied by these blocks is computed by considering a FA and a AND2 gate (obtained by the sum of the areas of a NAND2 with a INV in cascade) for the white block, and FA with a NAND2 gate for the grey one (table 8).

Block	Value
$area_{GB}$	$Area_{NAND2} + Area_{FA}$
$area_{WB}$	$Area_{AND2} + Area_{FA}$

Table 8

The total area of the Baugh-Wooley is computed by summing the number of white blocks, of grey blocks and full adders, each of them multiplied by its respective area. The same considerations have been done to compute the static and the dynamic power of the structure.

By looking at the delay, the law that identifies the critical path, and relates it to the number of elements in the arithmetic device, can be expressed as follows:

$$T_{CP} = \tau_{INV} + \tau_{AND2} + N\tau_{FA,s} + N\tau_{FA,c}$$

In this way, the longest path inside this structure takes into account the delay necessary to cross just one inverter, one AND2 gate and all the FAs belonging to the white and grey blocks along the vertical direction (it is possible to identify N contributions of the IN to S path of each FA). The last term in the equation is related to the needed time to cross the final RCA.

2.4 Even-Odd multiplier

The Even-Odd multiplier belongs to the so called “tree multipliers”: the key idea is to use the CSA so that, starting from the partial product multiplication, a tree of reduction is created, in order to compress the information and providing two outputs. By replicating this structure until it is no more possible to obtain other partial products, a final adder can be employed to compute the product.

In general the components are:

- Tree: made up of CSA;
- Final 2-input adder.

With respect to the other possible configurations, the Even-Odd multiplier presents a different structure for the partial product matrix. In this case, in fact, the even and the odd partial products are summed in parallel on two distinct branches of CSA: this allows to obtain a tree with half of the depth with respect to the other standard architectures.




Figure 6 - Example of even-odd multiplier

The first part of the analysis is centered on the tree structure. The number of NAND2 gates inside a single CSA block, if N is the number of input bits of the two operands, is equal to

$$n_{NAND2,CSA} = 9N$$

The height of the tree, instead, can be computed as

$$h_{tree} = \text{ceil}(N)$$

In this way it is possible to calculate the number of CSA blocks:

$$n_{CSA} = 2h_{tree} - 2$$

And so, starting from it, the number of NAND2 inside the tree can be computed as

$$n_{NAND2,tree} = n_{CSA} n_{NAND2,CSA}$$

The area related to this first part can be simply computed by multiplying the number of NAND2 gates inside the tree by the area of a single gate:

$$area_{tree} = n_{NAND2,tree} Area_{NAND2}$$

The same consideration can be exploited to compute the contributions related to the static and dynamic power. Regarding instead the delay, the critical path can be identified in the way that connects the inputs to the output passing through the entire tree. In the example shown in figure 7 it has been assumed to have a final RCA. The critical path can be computed as

$$\tau_{tree} = h_{tree} \tau_{FA,c}$$




Figure 7 - Example of critical path in the even-odd multiplier

2.5 Modified Booth Multiplier

MBE is a Radix-4 approach, it halves the number of partial products with respect to the standard version of Booth Encoding, which is a Radix-2 approach. Normally it would be required to fully sign-extend the 2's complement partial product representations, but exploiting Roorda's approach it is possible to avoid such overhead, hence reducing considerably the number of compressors (full adders /half adders) in the adder plane.

The partial products p_j are selected based on three bits of operand b , namely b_{2j+1} , b_{2j} and b_{2j-1} . The encoding is shown in figure 8.

$b_{2j+1}b_{2j}b_{2j-1}$	p_j
000	0
001	a
010	a
011	2a
100	-2a
101	-a
110	-a
111	0

Figure 8 - Modified Booth Encoding.

Instead of directly generating all the possible partial products as 0, a, 2a, -a and -2a depending on multiplicand b triplet of bits, the expression describing partial products (which can be derived from direct inspection of figure 8) is more complex in MBE than in Radix-2 solutions, namely

$$p_j = (b_{2j+1} \oplus q_j) + b_{2j+1}$$

where

$$q_j = \begin{cases} 0 & \text{if } (b_{2j} \oplus b_{2j-1}) (b_{2j+1} \oplus b_{2j}) \\ a & \text{if } b_{2j} \oplus b_{2j-1} \\ 2a & \text{if } (b_{2j} \oplus b_{2j-1}) (b_{2j+1} \oplus b_{2j}) \end{cases}$$

The model was simplified w.r.t. theory, but the error in terms of employed resources/power is negligible, at least w.r.t. the lower-level modeling where only NAND2-INV gates were considered to be the building blocks of more complex structures.

3 Reduction tree

The main goal of a reduction tree is to reduce the sum of N operands to the sum of just two operands, that can be handled by a conventional (possibly fast) adder. Reduction trees are based on the carry-save approach, that is faster w.r.t. the carry-propagate approach. Blocks such as full adders and half adders are not seen anymore as basic addition blocks, but just as compressors.

In this work, as mentioned in section 1, it is possible to build multipliers properly choosing the partial products generation circuit, the reduction tree and the final adder. Regarding the reduction tree the user has the possibility to choose between Wallace and Dadda strategies. This choice is of course not allowed in case of special multipliers such as array multiplier (that is called "Baugh-Wooley" if signed operands are considered) or even-odd multiplier.

3.1 Wallace

Wallace reduction tree is based on an ASAP philosophy. As opposed to Dadda reduction tree, the number of dots in each column is reduced at the earliest opportunity. Since the standard compressors are full adders and half adders, with a maximum compression ratio of 1.5 in the case of FAs, in each reduction step it's not possible to reduce the number of dots in each column with a factor higher than 1.5. A consequence of the massive resource use is the reduction of the final (two-operand) adder width, that ideally should be a positive feature in terms of critical path, but it's actually not true: in any case Dadda reduction tree is faster.




Figure 9 - 4x4 multiplication, Wallace reduction tree

In figure 9 an example of 4x4 multiplication exploiting Wallace strategy is shown. Yellow rectangles determine an HA, red rectangles determine a FA.

The approach used to determine the total number of compressors and the critical path of the reduction tree is similar to the one explained in section 4.2. The main difference is that instead of using the minimum amount of resources to reach a desired height in the following reduction step, now a parameter "coverable_dots" is associated to each column, so that the proper amount of compressors is used. For instance if *coverable_dots* = 6, if and only if the dots are actually available 2 FAs will be used. When the column weight is equal or greater than 2^{N+1} , the number of coverable dots will be reduced by one while going from one column to the following one (least significant to most significant).

3.2 Dadda

Dadda reduction tree is based on an ALAP philosophy. At each reduction stage it employs the minimum number of compressors so that the number of dots in each column would not exceed the one of the correspondent Wallace tree. Analytically, considering a target depth $d_0 = 2$ for the final adder, the respective depths at the previous reduction steps will be

$$d_{j+1} = \text{floor}(1.5d_j)$$

In this way the number of stages will be the same as in the Wallace tree, but with less resources employed. The final adder will be instead slightly wider w.r.t. Wallace strategy, but overall Dadda reduction tree is slightly faster (for all operand sizes) and requires fewer gates (for all but the smallest operand sizes). Dadda reduction tree is faster even though the final CPA width is larger w.r.t. Wallace reduction tree CPA, in which S bits of the final sum (S is the number of reduction stages) was already computed inside the tree. An example of a 4×4 multiplication, represented in dot notation, is shown in figure 10. Yellow rectangles represent the use of HAs, while the red ones represent the use of FAs.




Figure 10 - 4×4 multiplication, Dadda reduction tree

In order to find the Dadda reduction tree critical path the methodology described in [4] is used. Each dot of the typical dot notation is replaced, inside a matrix, with a number that represents the delay of the bit in that particular position. An iterative algorithm reduces column by column the tree, stage after stage, where in each stage a desired height is specified into a pre-computed vector. Each column is analyzed sequentially, starting from the least significant and moving to the most significant one. The cycle (analysis of each column, in each reduction stage) is carried out until the matrix is reduced to just two rows. When a column must be reduced, a FA is used only if that specific column must compress more than one bit. Both the sum and the carry delays are propagated vertically, to the next stage: the sum in the same column, while the carry in the next (higher weight) column.

4 Final two-operand adder

In this section the possible user selectable two-operand adders are described. It is possible to choose a slow final adder such as the standard RCA (Ripple-Carry Adder), or a faster solution such as the CLA (Carry-Lookahead Adder) or a parallel-prefix approach adder (Ladner-Fischer, Brent-Kung, Kogge-Stone).

4.1 RCA

It is the simplest solution to add two N-bit numbers, since it is just a cascade of full adders. Its name derives from the fact that each carry bit "ripples" to the next full adder, hence it is a quite simple but slow solution. Note that the first (and only the first) full adder may be replaced by a half adder (under the assumption that $C_{in} = 0$).

The model of such an adder is quite simple, the only consideration that has been done is related to its width: in case of Wallace reduction tree the RCA will be characterized by a width reduced by the value S (number of reduction stages) w.r.t. Dadda reduction tree, since those bits are already computed inside the reduction tree.

The model is summarized in table 9, note that N changes whether in the previous step there was a Wallace or Dadda reduction tree.

Parameter	Value
$area_{RCA}$	$n_{NAND2,RCA} area_{NAND2}$
τ_{RCA}	$N \tau_{FA,c}$
Ps_{RCA}	$n_{NAND2,RCA} Ps_{NAND2}$
$Pdyn_{RCA}$	$n_{NAND2,RCA} Pdyn_{NAND2}$

Table 9

4.2 CLA

The CLA tree structure (figure 11) is made of "A" blocks and "B" blocks, whose operations are specified in the same figure.




Figure 11 - CLA tree example with details on "A", "B" blocks

It's possible to determine all the parameters by firstly considering the number of A blocks (N_A) equal to N , and of B blocks (N_B) equal to $N-1$. The parameters are summarized in table 10.

Parameter	Value
$n_{NAND2,A}$	$n_{NAND2,GEN_A} + n_{NAND2,PROP_A} + n_{NAND2,S_A}$
$n_{INV,A}$	$n_{INV,GEN_A} + n_{INV,PROP_A}$
$n_{NAND2,B}$	$n_{NAND2,GEN_B} + n_{NAND2,PROP_B} + n_{NAND2,C_B}$
$n_{INV,B}$	$n_{INV,GEN_B} + n_{INV,PROP_B} + n_{INV,C_A}$
$area_{CLA}$	$(n_{NAND2,A} + n_{NAND2,B})area_{NAND2} + (n_{INV,A} + n_{INV,B})area_{INV}$
Ps_{CLA}	$(n_{NAND2,A} + n_{NAND2,B})Ps_{NAND2} + (n_{INV,A} + n_{INV,B})Ps_{INV}$
$Pdyn_{CLA}$	$(n_{NAND2,A} + n_{NAND2,B})Pdyn_{NAND2} + (n_{INV,A} + n_{INV,B})Pdyn_{INV}$

Table 10

Regarding the delay parameters, the discussion is slightly more complex. For that reason it's necessary to analyze the paths associated to the A and B blocks. In fact each block is composed by different gates that have to be crossed. So there are various delays related to:

- Generate the result in the A block: $\tau_{generate,A}$, it is equal to the time needed to cross the A block from top to bottom ($\tau_{A,down}$);
- Propagate the result in the A block: $\tau_{propagate,A}$;
- Sum computation in A block: $\tau_{sum,A}$, it is equal to the time needed to cross the A block in the up direction ($\tau_{A,up}$);
- Generate the result in B block: $\tau_{generate,B}$, it is equal to the time needed to cross the B block from top to bottom direction ($\tau_{B,down}$);
- Propagate the result in B block: $\tau_{propagate,B}$;
- Carry computation: $\tau_{carry,B}$, it is equal to the time needed to cross the B block in the up direction ($\tau_{B,up}$);

By knowing these contributions it is possible to obtain the total amount of the delay necessary to cross the critical path as

$$\tau_{CLA} = \tau_{A,down} + (\log_2(2 * N - 2) - 1)\tau_{B,down} + (\log_2(2 * N - 2))\tau_{B,up} + \tau_{A,up}$$

4.3 Parallel-Prefix approach

Three types of parallel-prefix approach adders have been implemented: Ladner-Fischer, Brent-Kung and Kogge-Stone. The following considerations are valid for all the three adders, in particular:

- Generate/propagate signal computation blocks are composed by 2 AND2 and 1 OR2 gates, that correspond to 7 NAND2 gates. For simplicity these blocks will be called "black" blocks;
- Sum computation blocks are composed by 1 AND2 and 1 OR2 gates, that correspond to 5 NAND2 gates. The number of these blocks is $2N - 2$ (actually $2N - i$ in case of Wallace reduction tree). For simplicity these blocks will be called "grey" blocks;
- The critical path along the latter two blocks is equal to $4\tau_{NAND2}$;

- The number of NAND2 gates in the prefix (generate/propagate signals computation) stage is $num_{precomputation} = (2N - 2)(6)$, while the number of NAND2 gates in the sum/carry-out computation network will be equal to $num_{result} = (2N - 2)4 + 5$

What's in the middle of the parallel prefix graph of course depends on the specific implementation.

4.3.1 Ladner-Fischer adder

The number of NAND2 gates of the Ladner-Fischer network can be computed by multiplying by 7 (2 AND2 and 1 OR2 gates correspond to 7 NAND2 gates) the total number of group generate/group propagate signal computation blocks ("black" blocks), and by 5 the number of "grey" blocks as follows

$$N_{NAND2,LF} = 7\left(\frac{2N - 2}{2} \log_2(2N - 2)\right) + 5(2N - 2)$$

The total number of NAND2 gates used for the final two-operand adder will include this quantity and the two contributions that are true for whatever parallel-prefix network:

$$N_{NAND2,total} = num_{precomputation} + N_{NAND2,LF} + num_{result}$$

With this value it's possible to trivially compute the area, static and dynamic power of the Ladner-Fischer adder.

Considering instead the critical path, it is possible to compute it simply by applying the following equation:

$$T_{cp} = \log_2(2N - 2)\tau_{\text{"black" block}} + \tau_{\text{"grey" block}} + 2\tau_{XOR2}$$




Figure 12 - 16-bit Ladner-Fischer adder

The Ladner-Fischer adder, shown in figure 12, is characterized by a very low depth (ideally fast), but also by high-fanout nodes that will translate to slower speed, especially for large width additions. The high-fanout problem is not visible in the results since it was not included into the simplified model.

4.3.2 Brent-Kung adder

The only difference w.r.t. Ladner-Fischer adder, or other adders based on the parallel-prefix approach, is related to the number of "black" blocks and of course on the height of the adder. The number of "black" blocks $num_{black}^{blocks,BK}$ can be computed as follows

$$num_{black}^{blocks,BK} = 2(2N - 2) - 2 - \log_2(2N - 2)$$

hence one can compute the number of NAND2 gates into the Brent-Kung-specific portion of the adder as

$$N_{NAND2,BK} = 7num_{black}^{blocks,BK} + 5(2N - 2)$$

and finally the total number of NAND2 gates into the Brent-Kung adder will be

$$N_{NAND2,total} = num_{precomputation} + N_{NAND2,BK} + num_{result}$$

As in section 4.3.1 one can easily compute the area, static and dynamic power of the adder starting from the $N_{NAND2,total}$ quantity. The critical path can be computed as follows

$$T_{cp} = (2\log_2(2N - 2) - 2)\tau_{black}^{block} + \tau_{grey}^{block} + 2\tau_{XOR2}$$




Figure 13 - 16-bit Brent-Kung adder

The Brent-Kung adder, shown in figure 13, solves the problem of high-fanout seen in the Ladner-Fischer adder, at the expense of a larger depth, hence it is (ideally) slower. It is also characterized by a lower complexity.

4.3.3 Kogge-Stone adder

One can repeat the same steps as in sections 4.3.1 and 4.3.2, the only parameters that change are the following:

$$num_{black}^{blocks,KS} = (2N - 2)\log_2(2N - 2) - (2N - 2) + 1$$

$$T_{cp} = \log_2(2N - 2)\tau_{black}^{block} + \tau_{grey}^{block} + 2\tau_{XOR2}$$

With the first formula one can easily derive the total number of NAND2 gates of the Kogge-Stone adder, to then be able to compute the area, static and dynamic power. The second formula can be directly employed to compute the critical path and of course the maximum operating frequency (referring just to the adder).




Figure 14 - 16-bit Kogge-Stone adder

The Kogge-Stone adder, shown in figure 14, solves the problem of high-fanout seen in the Ladner-Fischer adder and also guarantees the same height, hence ideally this architecture is the fastest, but also the most expensive in terms of area.

5 Results and possible improvements

In this section several use cases (possible user-defined heterogeneous multipliers) are investigated and compared. Finally, some possible improvements are discussed.

5.1 Example A: Baugh-Wooley multiplier

As an example a width of $N = 155$ was chosen, then Baugh-Wooley multiplier was selected by imposing $a = 1$. This multiplier is simply an array multiplier with the capability of working with signed 2's complement numbers. It is characterized by a special architecture, hence the user is not asked to specify the reduction tree and final two-operand adder types. The results are shown in figure xxxx.




Figure xxxx - Baugh-Wooley multiplier. Values for multiplier width $N = 155$ are explicitly shown

The Baugh-Wooley multiplier is characterized, as expected, by a quite long critical path due to the carry-propagate philosophy. For a multiplier width of $N = 155$ the maximum operating frequency is lower than 47 MHz.

The dynamic power was estimated considering an activity of 0.5 and a reference operating frequency of 100 MHz, that is actually higher w.r.t. what the multiplier can actually achieve. A possible improvement to avoid this looseness is briefly discussed in section 6.5.

5.2 Example B: Dadda multiplier with RCA

Again $N = 155$ was chosen. The Dadda multiplier was selected by imposing the a parameter equal to 2, then the Ripple-Carry adder was selected by imposing the c parameter equal to 1. Of course in this case the user is not asked to insert the b parameter, since it is related to the reduction tree typology that is already implied by the a parameter. The results are shown in figure xxxx.




Figure xxxx - Dadda multiplier, RCA as final adder. Values for multiplier width $N = 155$ are explicitly shown

W.r.t. Baugh-Wooley multiplier (section 6.1) the Dadda multiplier with a Ripple-Carry adder as final two-operands adder shows very similar performance. The improvement in terms of area and static power is around 1.3%, maximum frequency improved of about 6.3%. The critical path still increases linearly with multiplier width N .

5.3 Example C: Dadda multiplier with Ladner-Fischer (parallel prefix) adder

Again $N = 155$ was chosen. Again the Dadda multiplier was selected by imposing the a parameter equal to 2, then the Ladner-Fischer adder (parallel prefix approach) was selected by imposing the c parameter equal to 2. The results are shown in figure xxxx.




Figure xxxx - Dadda multiplier, Ladner-Fischer as final adder. Values for multiplier width $N = 155$ are explicitly shown

With a fast adder, in this case Ladner-Fischer network, since it is characterized by a logarithmic critical path dependency on multiplier width N , the performance improves dramatically w.r.t. example B (section 6.2), especially for high values of N .

W.r.t. the RCA case the maximum frequency improves massively, at the cost of a slightly higher complexity and of course higher static power. It is possible to increase the operating frequency (by default set to 100 MHz), hence the dynamic power would also increase dramatically.

5.4 Example D: MBE multiplier with Dadda reduction tree and CLA final adder

The last example better shows the potential of the script: it is possible to estimate the performance of unusual multipliers, such as MBE (Modified Booth Encoding) multiplier, with Dadda reduction tree and CLA (Carry Look-Ahead) final adder. Again, for the sake of comparison, $N = 155$ was chosen as multiplier parallelism. Then the specified parameters to "build" such a multiplier were $a = 4$, $b = 1$, $c = 5$. The results are shown in figure xxxx.




Figure xxxx - MBE multiplier, Dadda reduction tree and CLA as final adder. Values for multiplier width $N = 155$ are explicitly shown

With this multiplier one can see how it is possible to stretch even more the maximum frequency at the cost of a slightly higher complexity. With a Ladner-Fischer final adder it would be possible to improve even further the maximum frequency, of course paying in terms of area.

5.5 Possible improvements

One can possibly improve the script by refining the employed models, especially the Wallace one, or by adding new models to further enhance flexibility.

Another improvement would be choosing as operating frequency the maximum frequency instead of the reference one (100 MHz) for a better dynamic power estimation. This would be a bit tricky since the dynamic power is computed (like the other output parameters) three times, once for each module (partial product generation network, reduction tree and final adder), and of course each module has a different maximum operating frequency.

A Appendix

```

1  close all
2  clear all
3  clc
4
5  %%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
6  %----- Multiplier performance estimator -----
7  %%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
8  %
9  %      *Reference technology node: HP 2010
10 %      *Hypothesis: - only NAND2, INV gates
11 %                   - Wn = 10*Lg
12 %                   - activity_factor = 0.5
13 %                   - no logical effort theory
14 %
15 %      *The user specifies:
16 %      - "N", multiplier width (NxN)
17 %      - "a", multiplier type (related to pp generation)
18 %
19 %      +-----+
20 %      | 1 | Baugh-Wooley (array) |
21 %      | 2 | Dadda                  |
22 %      | 3 | Wallace                 |
23 %      | 4 | Modified Booth (MBE)   |
24 %      | 5 | Even-Odd                |
25 %      +-----+
26 %
27 %      - "b", reduction tree type
28 %
29 %      +-----+
30 %      | 0 | None                    |
31 %      | 1 | Dadda                  |
32 %      | 2 | Wallace                 |
33 %      +-----+
34 %
35 %      - "c", two-operator adder type
36 %
37 %      +-----+
38 %      | 0 | None                    |
39 %      | 1 | Ripple carry adder      |
40 %      | 2 | PPA: Ladner-Fischer     |
41 %      | 3 | PPA: Brent-Kung        |
42 %      | 4 | PPA: Kogge-Stone       |
43 %      | 5 | Carry Look-Ahead       |
44 %      +-----+
45 %%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
46 %----- Input parameters -----
47 %%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
48 % - The standard multiplier is Baugh-Wooley, so if a = 0 => b = 0, c = 0;
49 % - If Dadda or Wallace multiplier is chosen: - "b" must be equal to "a";
50 %                                               - "c" must belong to [1:4];
51 % - If MBE multiplier is chosen: - "b" must belong to [1:2];
52 %                               - "c" must belong to [1:4];
53 %%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
54 %% Multiplier inputs size
55 Mpy_width = input('Input data width:\n N = ');
56
57 if Mpy_width > 200
58     disp("Too wide multiplier! Please reduce N");
59     return

```

```

59 end
60 N = Mpy_width;
61
62
63 %% Multiplier type
64 a_mult = [ "Baugh-Wooley" , "Dadda" , "Wallace" , "MBE" , "Even-Odd" ];
65 a = input([ 'Multiplier type:\n 1 => Baugh-Wooley \n 2 => Dadda' ...
66           '\n 3 => Wallace \n 4 => MBE \n 5 => Even-Odd \n' ]);
67
68 if a < 2 || a > 5
69     if a ~= 1
70         disp("Wrong input , default multiplier selected (Baugh-Wooley)");
71     else
72         disp("You have selected Baugh-Wooley multiplier!");
73     end
74     a = 1; % default multiplier : Baugh-Wooley
75     b = 0; % to avoid an error in line 93
76     c = 0; % to avoid an error in line 112
77 else
78     disp("You have selected "+ a_mult(a) +" multiplier!");
79 end
80
81
82 %% Reduction tree type
83 if a == 2 || a == 3
84     b = a-1;
85 elseif a == 5 %% even-odd multiplier
86     b = 0;
87 elseif a ~= 1
88     b = input('Reduction tree type:\n 1 => Dadda \n 2 => Wallace \n');
89 end
90
91
92 %% Two-operator adder
93 if (b == 0 || b > 2) && a ~= 1
94     if a == 5
95         c = input(['Final adder type:\n 1 => RCA \n 2 => PPA, ' ...
96                 'Ladner-Fischer \n 3 => PPA, Brent-Kung\n 4 => PPA, ' ...
97                 'Kogge-Stone \n 5 => Carry Look-Ahead \n']);
98     else
99         b = 1; % default reduction tree : Dadda
100         disp("Wrong input , default reduction tree selected (Dadda)");
101         c = input(['Final adder type:\n 1 => RCA \n 2 => PPA, ' ...
102                 'Ladner-Fischer \n 3 => PPA, Brent-Kung\n 4 => PPA, ' ...
103                 'Kogge-Stone \n 5 => Carry Look-Ahead \n']);
104     end
105
106 elseif b == 1 || b == 2
107     c = input(['Final adder type:\n 1 => RCA \n 2 => PPA, ' ...
108             'Ladner-Fischer \n 3 => PPA, Brent-Kung\n 4 => PPA, ' ...
109             'Kogge-Stone \n 5 => Carry Look-Ahead \n']);
110 end
111
112 if (c == 0 || c > 5) && a ~= 1
113     c = 1;
114     disp("Wrong input , default two-input adder selected (RCA)");
115 end
116
117
118

```



```

119
120 %% %%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
121 %----- Technological parameters – ITRS 2009 edition -----
122 %%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
123
124 % Orders of magnitude
125 giga = 1e9;
126 mega = 1e6;
127 kilo = 1e3;
128 milli = 1e-3;
129 micro = 1e-6;
130 nano = 1e-9;
131 pico = 1e-12;
132 femto = 1e-15;
133
134 % Parameters
135 Lg = 27*nano; % effective channel length, [m]
136 Vdd = 0.97; % power supply voltage, [V]
137 Ion = 1200*micro/micro; % saturation current with Rs!=0, [A/m]
138 MP1_half = 45*nano; % half metal pitch @ metall, [m]
139 beta = 1.29; % electron/hole mobility ratio
140 Cg_ideal = 0.73*femto/micro; % gate capacitance, [F/m]
141 Cg_fringing = 0.25*femto/micro; % fringing capacitance, [F/m]
142 I_leak = 100*nano/micro; % leakage current (S/D), [A/m]
143 Jg_max = 0.83*kilo/((10*milli)^2); % w.c. gate current density, [A/m^2]
144 Covl = 0.2*Cg_ideal; % overlap capacitance (S/G, D/G), [F/m]
145 Cj0 = 1*femto/(micro^2); % junction cap. (no bias), [F/m^2]
146 L_SD = Lg; % source/drain region length, [m]
147 M = 1.5; % interc./avg gate output cap. overhead
148
149 % Assumptions
150 freq = 100*mega; % reference clock frequency
151 activity = 0.5; % gates switch every 2 clock cycles
152 Wn = 10*Lg;
153
154
155
156
157 %% %%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
158 %----- reference nMOS parameters computation -----
159 %%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
160
161 Cg_total = Cg_ideal + Cg_fringing + Covl; % total gate capacitance, [F/m]
162 tau = Cg_total*Vdd/Ion; % intrinsic delay, [s]
163 Lnmos = Lg + 2*L_SD; % total length, [m]
164 area_NMOS_min = Wn*Lnmos; % total area, [m^2]
165 Ig_max = Jg_max*Lg; % gate current, [A/m]
166
167
168
169
170 %% %%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
171 %----- basic GATES parameters computation -----
172 %%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
173
174 % reference (minimum) INVERTER
175 C_FO1 = Cg_total*(1 + beta); % cap. seen from input, [F/m]
176 Ld = 4*MP1_half; % diffusion length, [m]
177 Cj_n = Cj0*Ld; % nMOS junction cap., [F/m]
178 Cj_INV = Cj_n*(1 + beta); % inverter junction cap., [F/m]

```

```

179 Cl_INV = C_FO1 + Cj_INV; % total cap., [F/m]
180 tau_INV = tau*Cl_INV/Cg_total; % ref. inverter delay, [s]
181 area_INV = area_NMOS_min*(1 + beta); % ref. inverter area, [m^2]
182 Is_INV = (1+beta)/2*(I_leak + Ig_max)*Wn; % ref. inv static current, [A],
183 % equiprobable inputs
184 Ps_INV = Is_INV*Vdd; % ref. inv static power, [W]
185 Pdyn_INV = Cl_INV*Wn*(Vdd^2)/2; % ref. inv dynamic power, [W]
186
187 % NAND2 (average gate)
188 C_FO4 = 4*C_FO1; % avg load, no overhead, [F/m]
189 Cl_NAND2 = M*C_FO4; % with interc. overhead, [F/m]
190 tau_NAND2 = tau_INV*Cl_NAND2/Cl_INV; % avg gate delay, [s]
191 area_NAND2 = 2*area_NMOS_min*(2 + beta); % avg gate area, [m^2]
192 % avg gate static current, [A], assuming equiprobable inputs
193 Is_NAND2 = ((6 + 2*beta)*I_leak + (6 + 4*beta)*Ig_max)*Wn/4;
194 Ps_NAND2 = Is_NAND2*Vdd; % avg gate static power, [W]
195 Pdyn_NAND2 = Cl_NAND2*Wn*Vdd^2/2; % avg gate dynamic power, [W]
196
197
198
199
200 %% ~~~~~~
201 %----- basic BLOCKS parameters computation -----
202 %% ~~~~~~
203
204 % AND2 is obtained with a NAND2 gate in series with an INVERTER
205 tau_AND2 = tau_NAND2 + tau_INV; % AND2 delay, [s]
206 area_AND2 = area_NAND2 + area_INV; % AND2 area, [m^2]
207 Ps_AND2 = Ps_NAND2 + Ps_INV; % AND2 static power, [W]
208 Pdyn_AND2 = Pdyn_NAND2 + Pdyn_INV; % AND2 dynamic power, [W]
209
210 % XOR2 can be obtained with 4 NAND2 gates
211 tau_XOR2 = 3*tau_NAND2; % XOR2 delay, [s]
212 area_XOR2 = 2*area_NAND2; % XOR2 area, [m^2]
213 Ps_XOR2 = 4*Ps_NAND2; % XOR2 static power, [W]
214 Pdyn_XOR2 = 4*Pdyn_NAND2; % XOR2 dynamic power, [W]
215
216 % HA is obtained with 4 NAND2 gates and one INVERTER
217 tau_HA_s = 3*tau_NAND2; % HA sum bit delay, [s]
218 tau_HA_c = tau_INV + tau_NAND2; % HA carry bit delay, [s]
219 area_HA = area_INV + 4*area_NAND2; % HA area, [m^2]
220 Ps_HA = Ps_INV + 4*Ps_NAND2; % HA static power, [W]
221 Pdyn_HA = Pdyn_INV + 4*Pdyn_NAND2; % HA dynamic power, [W]
222
223 % FA is obtained with 9 NAND2 GATES
224 tau_FA_s = 6*tau_NAND2; % FA sum bit delay, [s]
225 tau_FA_c = 5*tau_NAND2; % FA carry bit delay, [s]
226 area_FA = 9*area_NAND2; % FA area, [m^2]
227 Ps_FA = 9*Ps_NAND2; % FA static power, [W]
228 Pdyn_FA = 9*Pdyn_NAND2; % FA dynamic power, [W]
229
230
231
232
233 %% ~~~~~~
234 %% ~~~~~~
235 %----- PARTIAL PRODUCT BLOCKS ESTIMATIONS -----
236 %% ~~~~~~
237 %% ~~~~~~
238 % The quantities Tcp, Area, Pstatic and Pdyn are updated at each of the

```

```

239 % following steps: - Partial products network
240 %                  - Reduction tree
241 %                  - Final adder
242 % In this section partial product circuits are analyzed.
243 % In the case of a = 1 (reference multiplier, Baugh-Wooley) the OVERALL
244 % area / critical path / static and dynamic power estimations are performed
245 % altogether, since the regular structure allows rather simple computations.
246
247 flag = 0;
248 for j=1:20 % every parameter (critical path, area, static and dynamic
249           % power) is estimated for 20 different values of N
250
251     if Mpy_width > (j+1)*10
252         N = (j+1)*10;
253     elseif Mpy_width <= (j+1)*10 && flag == 0
254         N = Mpy_width;
255         flag = 1;
256     else
257         N = j*10;
258     end
259
260 N_vector(j) = N; % values of N used to compute all parameters
261
262
263 switch a
264
265     case 1 %Baugh-Wooley multiplier
266         %%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
267         %----- BAUGH-WOOLEY multiplier estimations -----
268         %%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
269         % Basic Array multiplier can operate on UNSIGNED input operands, so it was
270         % chosen as reference multiplier the Baugh-Wooley architecture since it can
271         % operate on SIGNED operands. Partial products (PPs) are obtained doing the
272         % logical AND of a_i, b_j (a_i is a bit of operand a, b_j is a bit of
273         % operand b). PPs involving a_(N-1) and b_(N-1) are complemented according
274         % to the Baugh-Wooley theory, in order to avoid full sign-extensions.
275         % This architecture consists of 3 types of basic blocks:
276         %     - "grey blocks", that handle complemented PPs;
277         %     - "white blocks", that handle not complemented PPs;
278         %     - full adders for computing the N MSBs of the product.
279         % To compute parameters such as critical path and number of basic blocks
280         % general formulas were exploited.
281
282         %"Grey blocks": FA + NAND2
283         area_GB = area_NAND2 + area_FA; % G.b. area, [m^2]
284         n_GB = 2*(N-1); % G.b. number
285         Ps_GB = Ps_NAND2 + Ps_FA; % G.b. static power, [W]
286         Pdyn_GB = Pdyn_NAND2 + Pdyn_FA; % G.b. dynamic power, [W]
287
288         %"White blocks": FA + AND2 (AND2 = NAND2 + INV)
289         area_WB = area_AND2 + area_FA; % W.b. area, [m^2]
290         n_WB = N^2 - n_GB; % W.b. number
291         Ps_WB = Ps_AND2 + Ps_FA; % W.b. static power, [W]
292         Pdyn_WB = Pdyn_AND2 + Pdyn_FA; % W.b. dynamic power, [W]
293
294         n_FA = N; % number of FAs
295
296         % critical path estimation, [s]
297         Tcp(j) = tau_INV + tau_AND2 + N*tau_FA_s + N*tau_FA_c;
298         % maximum frequency, [Hz]

```

```

299     Fmax(j) = 1/Tcp(j);
300     % area estimation, [m^2]
301     Area(j) = n_GB*area_GB + n_WB*area_WB + n_FA*area_FA;
302     % static power estimation, [W]
303     Pstatic(j) = n_GB*Ps_GB + n_WB*Ps_WB + n_FA*Ps_FA;
304     % dynamic power estimation, [W]
305     Pdyn(j)=(n_GB*Pdyn_GB+n_WB*Pdyn_WB+ n_FA*Pdyn_FA)*freq*activity;
306
307     case {2,3} % PPs network estimations for Dadda, Wallace multipliers
308         % The following parameters will be updated in the reduction tree/
309         % final adder parameters estimation sections.
310
311         Tcp(j) = tau_AND2; %[s]
312         Fmax(j) = 1/Tcp(j); %[Hz]
313         Area(j) = (N^2)*area_AND2; %[m^2]
314         Pstatic(j) = (N^2)*Ps_AND2; %[W]
315         Pdyn(j) = (N^2)*Pdyn_AND2*freq*activity; %[W]
316
317     case 4 % PPs network estimation for Modified Booth multiplier.
318         % A radix-4 multiplier reduces the number of rows (operands) having
319         % to be reduced by the reduction tree. Booth's algorithm exploits
320         % the mathematical property of being able to express a sequence of
321         % additions as a subtraction: the latter can be executed faster.
322
323         % Regarding partial products generation encoders and decoders are
324         % used. - Enc: 2 XNOR2, 1 XOR2, 1 INV = 12 NAND2 + 3 INV
325         % - Dec: 2 XNOR2, 2 OR2, 1 INV = 10 NAND2 + 7 INV
326
327         % Encoder
328         area_ENC = 12*area_NAND2 + 3*area_INV;
329         n_ENC = ceil(N/2);
330         Ps_E = 12*Ps_NAND2 + 3*Ps_INV;
331         Pd_E = 12*Pdyn_NAND2 + 3*Pdyn_INV;
332
333         % Decoder
334         area_DEC = 10*area_NAND2 + 7*area_INV;
335         tau_DEC = 5*tau_NAND2 + 2*tau_INV; % series of XNOR, OR, NAND
336         n_DEC = n_ENC*(N+1);
337         Ps_D = 10*Ps_NAND2 + 7*Ps_INV;
338         Pd_D = 10*Pdyn_NAND2 + 7*Pdyn_INV;
339
340
341         % critical path estimation, [s]
342         Tcp(j) = tau_DEC + tau_INV;
343         % maximum frequency, [Hz]
344         Fmax(j) = 1/Tcp(j);
345         % area estimation, [m^2]
346         Area(j) = n_ENC*area_ENC + n_DEC*area_DEC + (n_ENC - 1)*area_NAND2;
347         % static power estimation, [W]
348         Pstatic(j) = n_ENC*Ps_E + n_DEC*Ps_D + (n_ENC - 1)*Ps_NAND2;
349         % dynamic power estimation, [W]
350         Pdyn(j)=(n_ENC*Pd_E+n_DEC*Pd_D+(n_ENC-1)*Pdyn_NAND2)*freq*activity;
351
352     case 5 % PPs network estimation for Even-Odd multiplier and CSA tree
353
354         n_nand_CSA = 9*N; % Number of nand for each CSA block
355         h_tree = ceil(N); % Height of the tree
356         n_CSA_blocks = 2*h_tree - 2; % Total number of CSA blocks
357         n_nand_tree = n_nand_CSA*n_CSA_blocks; % Total number of NAND2
358

```

```

359
360     Tcp(j) = h_tree*tau_FA_c;           % critical path, [s]
361     Fmax(j) = 1/Tcp(j);                 % maximum frequency, [Hz]
362     Area(j) = n_nand_tree*area_NAND2;   % total area, [m^2]
363     Pstatic(j) = n_nand_tree*Ps_NAND2;  % static power, [W]
364     Pdyn(j) = n_nand_tree*Pdyn_NAND2*freq*activity; % dyn. power, [W]
365
366 end %switch a
367
368
369
370
371 %%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
372 %%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
373 %----- REDUCTION TREE ESTIMATIONS -----
374 %%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
375 %%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
376
377     switch b
378     %%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
379     case 1 %-----Dadda reduction tree-----
380     %%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
381
382         % stage height computed as  $X_i = \text{floor}(1.5 \cdot X_{i-1})$ 
383         stage_h_vector = ([2 3 4 6 9 13 19 28 42 63 94 141 211 316 ...
384                           474 711 1066 1599 2398 3597 5395 8093]);
385
386         if a == 4 % delay matrix, MBE case
387             tau_mat = zeros(ceil(N/2), 2*N);
388             tree_height = ceil(N/2);
389             for i = 1:ceil(N/2) % initialization, MBE case
390                 for x = i:i+N-1
391                     tau_mat(i,x) = 10e-20; % low value, negligible
392                                     % w.r.t. multiplier delay
393                 end
394             end
395         else
396             tau_mat = zeros(N, 2*N); % delay matrix, generic case
397             tree_height = N;
398             for i = 1:N
399                 for x = i:i+N-1
400                     tau_mat(i,x) = 10e-20;
401                 end
402             end
403         end
404
405         %tree_height = N;
406         column_fa = zeros(1, 2*N); % init FA counter
407         column_ha = zeros(1, 2*N); % init HA counter
408
409         % find current stage
410         i = 1;
411         while(stage_h_vector(i) < tree_height)
412             i = i + 1;
413         end
414
415         % init column heights
416         cheight = zeros(1, 2*N);
417         for k = 1:2*N
418             cheight(k) = nnz( tau_mat(:,k) );

```

```

419         end
420
421         % sort delay_matrix in descending order for the first time
422         tau_mat = sort(tau_mat, 'descend');
423
424         %%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
425         %%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
426         for current_stage_idx = i:-1:2
427             % define desired height
428             desired_h = stage_h_vector(current_stage_idx-1);
429             % init row pointer for each column of updated_delay_matrix
430             urow_ptr = ones(1, 2*N);
431             % init updated_delay_matrix for next stage
432             utau_mat = zeros(desired_h, 2*N);
433             % cycle over all columns
434
435             for cidx = 1:2*N-1
436                 % delay_matrix is sorted in descending order thus row_ptr
437                 % points to the lower non-zero value in this column
438                 row_ptr = nnz( tau_mat(:,cidx) );
439                 % compute distance from current column h. to desired one
440                 cheight_diff = cheight(cidx) - desired_h;
441
442                 % iterate process until desired height is reached
443                 while (cheight_diff > 0)
444                     % check if FA is needed and 3 inputs are available
445
446                     if ( cheight_diff > 1 && row_ptr > 2)
447                         % inc. FA count and dec. column height by 2
448                         column_fa(cidx) = column_fa(cidx) + 1;
449                         cheight(cidx) = cheight(cidx) - 2;
450
451                         % extract "slowest" input among 3 "fastest" bits
452                         row_ptr = row_ptr - 2;
453                         in_delay = tau_mat(row_ptr, cidx);
454
455                         % compute sum delay and store in this column
456                         utau_mat(urow_ptr(cidx), cidx) = in_delay + tau_FA_s;
457                         % compute carry delay and store it in next column
458                         utau_mat(urow_ptr(cidx+1), cidx+1) = in_delay + ...
459                             tau_FA_c;
460
461                     else % HA needed
462                         % inc. HA count and decrease this column height by 1
463                         column_ha(cidx) = column_ha(cidx) + 1;
464                         cheight(cidx) = cheight(cidx) - 1;
465
466                         % extract "slowest" input delay among 2 fastest bits
467                         row_ptr = row_ptr - 1;
468                         in_delay = tau_mat(row_ptr, cidx);
469
470                         % compute sum delay and store in this column
471                         utau_mat(urow_ptr(cidx), cidx) = in_delay + tau_HA_s;
472                         % compute carry delay and store it in next column
473                         utau_mat(urow_ptr(cidx+1), cidx+1) = in_delay + ...
474                             tau_HA_c;
475
476                     end
477
478                     % row_ptr is moved to the next available input in the col.
479                     row_ptr = row_ptr - 1;
480                     % a value has been added to both this column and the next

```

```

479         % one so updated_row_ptr must be updated
480         urow_ptr(cidx) = urow_ptr(cidx) + 1;
481         urow_ptr(cidx+1) = urow_ptr(cidx+1) + 1;
482
483         % add carry bit in next column height count
484         cheight(cidx+1) = cheight(cidx+1) + 1;
485         cheight_diff = cheight(cidx) - desired_h;
486         end
487
488         % transfer unused delay values in this column from delay
489         % matrix to updated delay matrix
490         while ( row_ptr > 0 )
491             utau_mat(urow_ptr(cidx), cidx) = tau_mat(row_ptr, cidx);
492             urow_ptr(cidx) = urow_ptr(cidx) + 1;
493             row_ptr = row_ptr - 1;
494         end
495
496     end
497
498     % update delay matrix (sorted in descending order)
499     tau_mat = sort(utau_mat, 'descend');
500
501 end
502
503 % count total # FAs and # HAs in Dadda tree
504 count_fa = sum(column_fa);
505 count_ha = sum(column_ha);
506 % identify slowest bit in the 2 final operands
507 redtree_delay = max( max(tau_mat) );
508
509 % critical path estimation, [s]
510 Tcp(j) = Tcp(j) + redtree_delay;
511 % maximum frequency, [Hz]
512 Fmax(j) = 1/Tcp(j);
513 % area estimation, [m^2]
514 Area(j) = Area(j) + count_fa*area_FA + count_ha*area_HA;
515 % static power estimation, [W]
516 Pstatic(j) = Pstatic(j) + count_fa*Ps_FA + count_ha*Ps_HA;
517 % dynamic power estimation, [W]
518 Pdyn(j) = Pdyn(j) + (count_fa*Pdyn_FA + ...
519                     count_ha*Pdyn_HA)*freq*activity;
520
521
522
523 %%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
524 case 2 %-----Wallace reduction tree-----
525 %%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
526
527 % stage height computed as  $X_i = \text{floor}(1.5 \cdot X_{i-1})$ 
528 stage_h_vector = ([2 3 4 6 9 13 19 28 42 63 94 141 211 316 ...
529                  474 711 1066 1599 2398 3597 5395 8093]);
530
531 if a == 4 % delay matrix, MBE case
532     tau_mat = zeros(ceil(N/2), 2*N);
533     tree_height = ceil(N/2);
534     for i = 1:ceil(N/2) % initialization, MBE case
535         for x = i:N-1
536             tau_mat(i,x) = 10e-20; % low value, negligible
537                                     % w.r.t. multiplier delay
538         end

```

```

539         end
540     else
541         tau_mat = zeros(N, 2*N);           % delay matrix, generic case
542         tree_height = N;
543         for i = 1:N
544             for x = i:i+N-1
545                 tau_mat(i,x) = 10e-20;
546             end
547         end
548     end
549
550     %tree_height = N;
551     column_fa = zeros(1, 2*N);           % init FA counter
552     column_ha = zeros(1, 2*N);           % init HA counter
553
554     % find current stage
555     i = 1;
556     while(stage_h_vector(i) < tree_height)
557         i = i + 1;
558     end
559
560     % init column heights
561     cheight = zeros(1, 2*N);
562     for k = 1:2*N
563         cheight(k) = nnz( tau_mat(:,k) );
564     end
565
566     % sort delay_matrix in descending order for the first time
567     tau_mat = sort(tau_mat, 'descend');
568
569
570 %%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
571 %%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%% cycle over all stages %%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
572     for current_stage_idx = i:-1:2
573         desired_h = stage_h_vector(current_stage_idx-1);
574         % init row pointer for each column of updated_delay_matrix
575         urow_ptr = ones(1, 2*N);
576         % init updated_delay_matrix for next stage
577         utau_mat = zeros(desired_h, 2*N);
578
579         % to get maximum n. of employable FAs
580         coverable_dots = zeros(1,2*N);
581         carry = zeros(1, 2*N);
582         % cycle over all columns
583         for cidx = 1:2*N-1
584             % delay_matrix is sorted in descending order thus row_ptr
585             % points to the lower non-zero value in this column
586             row_ptr = nnz( tau_mat(:,cidx) )+1;
587
588             if(cidx < N+1)
589                 coverable_dots(cidx) = cheight(cidx);
590             else
591                 coverable_dots(cidx) = cheight(cidx) +N+1 - cidx + ...
592                     carry(cidx);
593             end
594
595
596             while(coverable_dots(cidx)>1 && row_ptr > 1)
597                 % check if FA is needed and 3 inputs are available
598                 if (coverable_dots(cidx) >2 && row_ptr >2)

```



```

599         % inc. FA count and dec. column height by 2
600         column_fa(cidx) = column_fa(cidx) + 1;
601         coverable_dots(cidx) = coverable_dots(cidx) - 3;
602
603         % extract "slowest" input among 3 "fastest" bits
604         row_ptr = row_ptr - 2;
605         in_delay = tau_mat(row_ptr, cidx);
606
607         % compute sum delay and store in this column
608         utau_mat(urow_ptr(cidx), cidx) = in_delay + tau_FA_s;
609         % compute carry delay and store it in next column
610         utau_mat(urow_ptr(cidx+1), cidx+1) = in_delay + ...
611             tau_FA_c;
612         % add carry bit in next column height count
613         carry(cidx + 1) = carry(cidx + 1) + 1;
614
615         % HA needed
616         elseif(coverable_dots(cidx)>1 && row_ptr >1)
617             % inc. HA count and decrease this column height by 1
618             column_ha(cidx) = column_ha(cidx) + 1;
619             coverable_dots(cidx) = coverable_dots(cidx) - 2;
620
621             % extract "slowest" input delay among 2 fastest bits
622             %row_ptr = row_ptr - 1;
623             in_delay = tau_mat(row_ptr, cidx);
624
625             % compute sum delay and store in this column
626             utau_mat(urow_ptr(cidx), cidx) = in_delay + tau_HA_s;
627             % compute carry delay and store it in next column
628             utau_mat(urow_ptr(cidx+1), cidx+1) = in_delay + ...
629                 tau_HA_c;
630             % add carry bit in next column height count
631             carry(cidx + 1) = carry(cidx + 1) + 1;
632         else
633             break;
634         end
635         % row_ptr is moved to the next available input in the col.
636         row_ptr = row_ptr - 1;
637         % a value has been added to both this column and the next
638         % one so updated_row_ptr must be updated
639         urow_ptr(cidx) = urow_ptr(cidx) + 1;
640         urow_ptr(cidx+1) = urow_ptr(cidx+1) + 1;
641
642     end
643
644     % transfer unused delay values in this column from delay
645     % matrix to updated delay matrix
646     while ( row_ptr > 0 )
647         utau_mat(urow_ptr(cidx), cidx) = tau_mat(row_ptr, cidx);
648         urow_ptr(cidx) = urow_ptr(cidx) + 1;
649         row_ptr = row_ptr - 1;
650     end
651
652 end
653 % update delay matrix (sorted in descending order)
654 tau_mat = sort(utau_mat, 'descend');
655
656 end
657
658 % count total # FAs and # HAs in Wallace tree

```

```

659     count_fa = sum(column_fa);
660     count_ha = sum(column_ha);
661     count_fa_vector(1,j) = count_fa;           %% debug purposes
662     count_fa_vector(2,j) = count_ha;
663     count_fa_vector(3,j) = 2^(j+1);
664     %% identify slowest bit in the 2 final operands
665     redtree_delay = max( max(tau_mat) );
666
667     %% critical path estimation, [s]
668     Tcp(j) = Tcp(j) + redtree_delay;
669     %% maximum frequency, [Hz]
670     Fmax(j) = 1/Tcp(j);
671     %% area estimation, [m^2]
672     Area(j) = Area(j) + count_fa*area_FA + count_ha*area_HA;
673     %% static power estimation, [W]
674     Pstatic(j) = Pstatic(j) + count_fa*Ps_FA + count_ha*Ps_HA;
675     %% dynamic power estimation, [W]
676     Pdyn(j) = Pdyn(j) + (count_fa*Pdyn_FA + ...
677         count_ha*Pdyn_HA)*freq*activity;
678 end
679
680
681
682
683 %%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
684 %%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
685 %%----- FINAL ADDER ESTIMATIONS -----
686 %%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
687 %%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
688
689 %% Parallel prefix approach precomputations
690 if a == 5 || b == 1
691     num_g_block = 2*N - 2;
692     num_precomputation = (2*N-2)*(4+2); % comput. of blocks in prefix stage
693     num_result = (2*N-2)*4+5;           % generation of sum bits, carry out
694 elseif b == 2
695     num_g_block = 2*N - i;
696     num_precomputation = (2*N-i)*(4+2);
697     num_result = (2*N-i)*4+5;
698 end
699 b_block = 7;           % each b block has two AND and one OR gate (7 NAND)
700 g_block = 5;           % each g block has one AND and one OR gate (5 NAND)
701 tau_b_block = 4*tau_NAND2; % critical path of black block
702 tau_g_block = 4*tau_NAND2; % critical path of grey block
703
704 switch c
705
706
707 %%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
708 case 1 %%-----RCA (Ripple-Carry Adder) -----
709 %%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
710     if b == 1 || a == 5           % full-length RCA, Dadda/Even-Odd
711         n_nand.RCA = 9*(2*N-3) + 5; % 2N-3 FAs, 1 HA
712
713         Tcp(j) = Tcp(j) + (2*N-4)*tau_FA_c + tau_FA_s; % crit.path, [s]
714         Fmax(j) = 1/Tcp(j); % max.freq, [Hz]
715         Area(j) = Area(j) + n_nand.RCA*area_NAND2; % t.area, [m^2]
716         Pstatic(j) = Pstatic(j) + n_nand.RCA*Ps_NAND2; % s.power, [W]
717         Pdyn(j) = Pdyn(j) + n_nand.RCA*Pdyn_NAND2; % dyn.power, [W]
718

```

```

719     elseif b == 2
720         n_nand_RCA = 9*(2*N-3) + 5 - 9*(i-2); % reduced length RCA
721         % (Wallace reduction tree), i-2 is the number of reduction steps
722
723         Tcp(j) = Tcp(j) + (2*N-2-i)*tau_FA_c + tau_FA_s; % crit.path, [s]
724         Fmax(j) = 1/Tcp(j); % max.freq, [Hz]
725         Area(j) = Area(j) + n_nand_RCA*area_NAND2; % t.area, [m^2]
726         Pstatic(j) = Pstatic(j) + n_nand_RCA*Ps_NAND2; % s.power, [W]
727         Pdyn(j) = Pdyn(j) + n_nand_RCA*Pdyn_NAND2*freq*activity; % [W]
728     end
729
730
731
732 %%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
733 case 2 %-----Parallel Prefix: Ladner-Fischer-----
734 %%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
735     if b == 1 || a == 5
736         % total number of NAND2 gates
737         num_b_block = (2*N-2)/2 * log2(2*N-2);
738         N_NAND_Ladner = b_block*num_b_block + g_block*num_g_block;
739         % n. of NAND2: precomputation + prefix stage + final step
740         N_NAND_total = num_precomputation + N_NAND_Ladner + num_result;
741
742
743         Tcp(j) = Tcp(j) + (log2(2*N-2))*tau_b_block + ...
744             tau_g_block*tau_XOR2*2; % crit.path, [s]
745         Fmax(j) = 1/Tcp(j); % max.freq., [Hz]
746         Area(j) = Area(j) + N_NAND_total*area_NAND2; % tot.area, [m^2]
747         Pstatic(j) = Pstatic(j) + N_NAND_total*Ps_NAND2; % p.static, [W]
748         Pdyn(j) = Pdyn(j) + N_NAND_total*Pdyn_NAND2*freq*activity; % [W]
749
750     elseif b == 2
751         % total number of NAND2 gates
752         num_b_block = (2*N-i)/2 * log2(2*N-i);
753         N_NAND_Ladner = b_block*num_b_block + g_block*num_g_block;
754         % n. of NAND2: precomputation + prefix stage + final step
755         N_NAND_total = num_precomputation + N_NAND_Ladner + num_result;
756
757
758         Tcp(j) = Tcp(j) + (log2(2*N-i))*tau_b_block + ...
759             tau_g_block*tau_XOR2*2; % crit.path, [s]
760         Fmax(j) = 1/Tcp(j); % max.freq., [Hz]
761         Area(j) = Area(j) + N_NAND_total*area_NAND2; % tot.area, [m^2]
762         Pstatic(j) = Pstatic(j) + N_NAND_total*Ps_NAND2; % p.static, [W]
763         Pdyn(j) = Pdyn(j) + N_NAND_total*Pdyn_NAND2*freq*activity; % [W]
764
765     end
766
767
768 %%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
769 case 3 %-----Parallel Prefix: Brent-Kung-----
770 %%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
771     if b == 1 || a == 5
772         % total number of NAND2 gates
773         num_b_block = 2*(2*N-2)-2 - log2(2*N-2);
774         N_NAND_BK = b_block*num_b_block + g_block*num_g_block;
775         % n. of NAND2: precomputation + prefix stage + final step
776         N_NAND_total = num_precomputation + N_NAND_BK + num_result;
777
778

```

```

779
780     Tcp(j) = Tcp(j) + (2*log2(2*N-2)-2)*tau_b_block + ...
781         tau_g_block*tau_XOR2*2; % crit.path,[s]
782     Fmax(j) = 1/Tcp(j); % max.freq.,[Hz]
783     Area(j) = Area(j)+ N_NAND_total*area_NAND2; % tot.area,[m^2]
784     Pstatic(j) = Pstatic(j)+N_NAND_total*Ps_NAND2; % p.static,[W]
785     Pdyn(j) = Pdyn(j) + N_NAND_total*Pdyn_NAND2*freq*activity; %[W]
786
787 elseif b == 2
788     % total number of NAND2 gates
789     num_b_block = 2*(2*N-i)-2 * -log2(2*N-i);
790     N_NAND_BK = b_block*num_b_block + g_block*num_g_block;
791     % n. of NAND2: precomputation + prefix stage + final step
792     N_NAND_total = num_precomputation + N_NAND_BK + num_result;
793
794
795     Tcp(j) = Tcp(j) + (2*log2(2*N-i)-2)*tau_b_block + ...
796         tau_g_block*tau_XOR2*2; % crit.path,[s]
797     Fmax(j) = 1/Tcp(j); % max.freq.,[Hz]
798     Area(j) = Area(j)+ N_NAND_total*area_NAND2; % tot.area,[m^2]
799     Pstatic(j) = Pstatic(j)+N_NAND_total*Ps_NAND2; % p.static,[W]
800     Pdyn(j) = Pdyn(j) + N_NAND_total*Pdyn_NAND2*freq*activity; %[W]
801 end
802
803
804
805 %%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
806 case 4 %-----Parallel Prefix: Kogge-Stone-----
807 %%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
808 if b == 1 || a == 5
809     % total number of NAND2 gates
810     num_b_block = (2*N-2)*log2(2*N-2) - (2*N-2) + 1;
811     N_NAND_KS = b_block*num_b_block + g_block*num_g_block;
812     % n. of NAND2: precomputation + prefix stage + final step
813     N_NAND_total = num_precomputation + N_NAND_KS + num_result;
814
815
816     Tcp(j) = Tcp(j) + (log2(2*N-2))*tau_b_block + ...
817         tau_g_block*tau_XOR2*2; % crit.path,[s]
818     Fmax(j) = 1/Tcp(j); % max.freq.,[Hz]
819     Area(j) = Area(j)+ N_NAND_total*area_NAND2; % tot.area,[m^2]
820     Pstatic(j) = Pstatic(j)+N_NAND_total*Ps_NAND2; % p.static,[W]
821     Pdyn(j) = Pdyn(j) + N_NAND_total*Pdyn_NAND2*freq*activity; %[W]
822
823 elseif b == 2
824     % total number of NAND2 gates
825     num_b_block = (2*N-i)*log2(2*N-i) - (2*N-i) + 1;
826     N_NAND_KS = b_block*num_b_block + g_block*num_g_block;
827     % n. of NAND2: precomputation + prefix stage + final step
828     N_NAND_total = num_precomputation + N_NAND_KS + num_result;
829
830
831     Tcp(j) = Tcp(j) + (log2(2*N-i))*tau_b_block + ...
832         tau_g_block*tau_XOR2*2; % crit.path,[s]
833     Fmax(j) = 1/Tcp(j); % max.freq.,[Hz]
834     Area(j) = Area(j)+ N_NAND_total*area_NAND2; % tot.area,[m^2]
835     Pstatic(j) = Pstatic(j)+N_NAND_total*Ps_NAND2; % p.static,[W]
836     Pdyn(j) = Pdyn(j) + N_NAND_total*Pdyn_NAND2*freq*activity; %[W]
837 end
838

```

```

839
840
841 %%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
842 case 5 %-----CLA (Carry Look-Ahead) -----
843 %%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
844
845 % A-type blocks
846 n_nand_gen_A = 1;
847 n_inv_gen_A = 1;
848 n_nand_prop_A = 1;
849 n_inv_prop_A = 2;
850 n_nand_sum_A = 8;
851 n_nand_A = n_nand_gen_A + n_nand_prop_A + n_nand_sum_A;
852 n_inv_A = n_inv_gen_A + n_inv_prop_A;
853
854 %Delays related to the Block A
855 tau_generate_A = n_nand_gen_A*tau_NAND2 + n_inv_gen_A*tau_INV;
856 tau_propagate_A = n_nand_prop_A*tau_NAND2 + tau_INV;
857 tau_sum = (n_nand_sum_A-2)*tau_NAND2;
858 tau_A_up = tau_sum;
859 tau_A_down = tau_generate_A;
860
861
862 % B-type blocks
863 n_nand_gen_B = 2;
864 n_inv_gen_B = 1;
865 n_nand_prop_B = 1;
866 n_inv_prop_B = 1;
867 n_nand_carry_B = 2;
868 n_inv_carry_B = 1;
869 n_nand_B = n_nand_gen_B + n_nand_prop_B + n_nand_carry_B;
870 n_inv_B = n_inv_gen_B + n_inv_prop_B + n_inv_carry_B;
871
872 %Delays related to the Block B
873 tau_generate_B = n_nand_gen_B*tau_NAND2;
874 tau_propagate_B = n_nand_prop_A*tau_NAND2 + n_inv_prop_A*tau_INV;
875 tau_carry = n_nand_carry_B*tau_NAND2;
876 tau_B_up = tau_carry;
877 tau_B_down = tau_generate_B;
878
879 if b == 1 || a == 5
880     n_A = 2*N-2; % number of A-type blocks
881     n_B = 2*N-3; % number of B-type blocks
882
883 % critical path, [s]
884 Tcp(j) = Tcp(j) + tau_A_down + (log2(2*N-2) - 1)*tau_B_down + ...
885     (log2(2*N-2))*tau_B_up + tau_A_up;
886
887 % maximum frequency, [Hz]
888 Fmax(j) = 1/Tcp(j);
889
890 % total area, [s]
891 Area(j) = Area(j) + (n_A*n_nand_A + n_B*n_nand_B)*area_NAND2 ...
892     + (n_A*n_inv_A+n_B*n_inv_B)*area_INV;
893
894 % static power, [W]
895 Pstatic(j) = Pstatic(j) + (n_A*n_nand_A+n_B*n_nand_B)*Ps_NAND2 ...
896     + (n_A*n_inv_A+n_B*n_inv_B)*Ps_INV;
897
898 % dynamic power, [W]

```

```

899         Pdyn(j) = Pdyn(j) + ((n_A*n_nand_A + n_B*n_nand_B)*Pdyn_NAND2...
900             + (n_A*n_inv_A + n_B*n_inv_B)*Pdyn_INV)*freq*activity;
901
902     elseif b == 2           % reduced length final adder operators (Wallace)
903         n_A = 2*N - i;      % number of A-type blocks
904         n_B = 2*N - 1 - i;  % number of B-type blocks
905
906         % critical path, [s]
907         Tcp(j) = Tcp(j) + tau_A_down + (log2(2*N-2) - 1)*tau_B_down + ...
908             (log2(2*N-2))*tau_B_up + tau_A_up;
909
910         % maximum frequency, [Hz]
911         Fmax(j) = 1/Tcp(j);
912
913         % total area, [s]
914         Area(j) = Area(j) + (n_A*n_nand_A + n_B*n_nand_B)*area_NAND2 ...
915             + (n_A*n_inv_A + n_B*n_inv_B)*area_INV;
916
917         % static power, [W]
918         Pstatic(j) = Pstatic(j) + (n_A*n_nand_A + n_B*n_nand_B)*Ps_NAND2 ...
919             + (n_A*n_inv_A + n_B*n_inv_B)*Ps_INV;
920
921         % dynamic power, [W]
922         Pdyn(j) = Pdyn(j) + ((n_A*n_nand_A + n_B*n_nand_B)*Pdyn_NAND2...
923             + (n_A*n_inv_A + n_B*n_inv_B)*Pdyn_INV)*freq*activity;
924
925     end
926
927 end
928
929 end % for cycle end
930
931
932
933 %%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
934 %-----PLOT SECTION-----
935 %%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
936 % scale for plot
937 Area_micro2 = Area./micro^2;
938 Tcp_nano = Tcp./nano;
939 Fmax_giga = Fmax./giga;
940 Pstatic_milli = Pstatic./milli;
941 Pdyn_milli = Pdyn./milli;
942
943 % get index of user-defined N
944 index = 0;
945 for i=1:20
946     index = index + 1;
947     if N_vector(i) == Mpy-width
948         break;
949     end
950 end
951
952 user_value_area = Area_micro2(index);
953 user_value_tcp = Tcp_nano(index);
954 user_value_fmax = Fmax_giga(index);
955 user_value_pstatic = Pstatic_milli(index);
956 user_value_pdyn = Pdyn_milli(index);
957
958

```

[illegible]