

# **IPA Project Report**

## **Y86-64 Sequential and Pipelined implementation**

GROUP- 42: ARCHITECTS

KESHAV AGARWAL – 2020102048

MAULESH GANDHI – 2020112009

### **Index**

1. Sequential Implementation
  - 1.1. Fetch
  - 1.2. Decode & Writeback
  - 1.3. Execute
  - 1.4. Memory
  - 1.5. PC Update
  - 1.6. Processor
  - 1.7. Supported Features
  - 1.8. Problems Faced
2. Pipelined Implementation
  - 2.1. Fetch
  - 2.2. Decode
  - 2.3. Execute
  - 2.4. Memory
  - 2.5. WriteBack
  - 2.6. PCL
  - 2.7. Processor
  - 2.8. Supported Features
  - 2.9. Problems Faced


## Sequential Implementation:

### \Fetch:

We defined a 1kb instruction memory as a register array named *instr\_mem*. We are initialising this memory with the instruction codes we want to test. Based on the initialised value of the program counter *PC*, we read the first 10 bytes from *PC* to a register *instr*. If the value of *PC* lies outside instruction memory, we assign *imem\_error* as 1. Based on the read values of *icode* and *ifun* which will be present in the first byte, we assign values to *rA*, *rB*, *valC*, *valP*, *halt* and *instr\_valid* from *instr*.

\* Y86-64 instructions give valC in order of least significant byte first. But for this project we are giving it in form of most significant byte first.

GTKwave simulation of a testbench




### Decode\_WriteBack:

Decode part is supposed to give the value stored in the given registers *rA* and *rB* as *valA* and *valB*. *icode* is used here to determine whether *rA* or *rB* are required for the given operation. if they are not required then we make *srcA* or *srcB* into 4'hf accordingly which were otherwise *rA* and *rB*. Also, having 4'hf in *rA* or *rB* means that we don't have to do any processing to get the new value of *valA* or *valB* accordingly.

Writeback part is supposed to write the value of *valE* or *valM* in *rA*, *rB*, or *rsp* based on the *icode*.


### GTKwave simulation of a testbench



### Execute:




The purpose of the Execute module is to assign value to valE based on the value of inputs icode, ifun, valA, valC and valC. The execute module also includes the ALU module which allows us to add, and, subtract or xor two 64-bit inputs. A 3 bit register CC is set whenever an OPq instruction is carried out. For determining value of Cnd in case of cmovxx or jxx instructions, we use this CC register.

### GTKwave simulation of a testbench



### Memory:

The memory stage is responsible for reading and writing memory. Declared data memory as a memory level register array. Only here you can access the data storage you need.



## Supported Features:

1. halt
2. nop
3. cmovXX
4. irmovq
5. rmmovq
6. mrmovq
7. OPq
8. jXX
9. call
10. ret
11. Pushq
12. Popq

## Problems Faced:


1. We had to check AOK only at edges since while taking jump, instr\_valid was becoming 0 for some miniscule time period and the process was getting halted.
2. Call and Ret functions work fine when operated normally, but when pop and push are used inside them, the code is not able to reassign the correct value on returning.

## Pipelined Implementation:

### Fetch:

This is the first stage of the pipelined implementation containing Fetch\_Pipe as main logic module. Here, we first use register F\_predPC, which is stored in another module named F\_regs, to store the value of predicted PC based on the previous PC and icode and considering all Cnd=1, that is, considering all conditional jumps taken. After this level, we have normal fetch implementation where it takes the 10 bytes from instruction memory and give the icode, ifun, rA, rB, valC and valP where each of these have prefix f\_ for this stage to differentiate them from the same terms of other stages. We pass these on to the registers of Decode level. We also have a F\_stall in the F registers from pipeline control logic which tells if we have to stall the registers.

### GTKwave simulation of a testbench




### Decode:

This contains two modules D\_regs and Decode\_WriteBack\_Pipe. The first module contains the vregisters which store the values from the previous cycle for this clock cycle. These values have D\_ as their prefix and then when they are given as output in Decode\_WriteBack\_Pipe, they have d\_ as prefix. We are implementing the D\_stall and D\_bubble commands from PCL in the D\_regs file only. The Decode functionality is same as in SEQ. The additional feature here is the data forwarding logic which helps us counter data hazards.

### Execute :

This contains only one module named Execute\_Pipe which contains both its register files and its combinational logic. We also implement E\_bubble from PCL here as well. The other execute functionality are same as in SEQ just the outputs of the registers have prefix E\_ and outputs of this module have prefix e\_.

## GTKwave simulation of a testbench



### Memory:

This stage contains one individual module and one part in the wrapper module processor (also in a separate file called M\_regs). Its register file is stored in the wrapper module and we bubble implementation in processor as well for this. The combinational logic is same as SEQ. The outputs of the registers have the prefix M\_ and the combination logic output have prefix f\_. This module mainly interacts with the data memory by reading from and writing to it.

### Writeback:

This stage contains two parts which are stored one individual combinational logic module and other register files in Processor (also in a separate file called W\_regs for its testbench). It takes stall from PCL and is implemented in the wrapper module. It's registers output has prefix W\_ and since its combinational logic gives no output we don't need to worry about them, Here the output of the register files goes to the registers in the Decode stage to get written into. So, it basically sends the data to the specified register and doesn't send if that register is "4'hf".

### PCL:

This is the Pipeline Control Logic Module, which tells other modules when they have to stall or bubble based on instructions in all the modules. The main instructions are F\_stall, D\_stall, D\_bubble and E\_bubble.


1. F\_stall is 1 when we try to access memory locations before they are written, that is, the Load/use hazard or when there is ret in icode in Decode, Execute or Memory stage.
2. D\_stall is active only in Load/use hazard

3. D\_bubble is active for mis predicted branch, Load/use hazard and ret command in icode in Decode, Execute or Memory stage.
4. E\_bubble is active for mis predicted branch or Load/use hazard.


## Processor:

This is the Wrapper module Which combines all the other modules into one, give initialisations and monitor everything. This is just a wrapper and doesn't have much functionality to itself but has only one but important functionality. It checks for status in Writeback stage and based on its value, decides whether to stop the processor.

## GTKwave simulation of a testbench to test working of each individual function



## GTKwave simulation of a testbench to test working of consecutive instructions





## Supported Features:

From the previous GTKwave simulations, we can see that all the features are supported.

1. halt
2. nop
3. cmovXX
4. irmovq
5. rmmovq
6. mrmovq
7. OPq
8. jXX
9. call
10. ret
11. Pushq
12. Popq

## Problems Faced:

1. Making sure that everything happens at the correct time. Even the slightest delay made the code incorrect.
2. Order in which code was written also mattered a lot. For example, assign statements and always blocks.
3. Initialising the value of PC to start the instructions at. To solve this problem, we initialised all the registers with nop values.
4. We were not able to make the registers follow the PCL logic correctly.