# 5. Übung IBN

Maurice Donner

Ise Glade


May 29, 2022

#### Augabe 1

a. In Intels System programming guide for their 64 and IA-32 Architectures, all the necessary information about paging can be found: https://software.intel.com/sites/default/files/managed/a4/60/325384-sdm-vol-3abcd.pdf

The supported page sizes for the 4-Level-Paging used on the 64-Bit Architecture are 4KiB, 2MiB, and 1GiB.

**b.** The canonical address design ensures, that there are effectively two halves of virtual addresses. Some systems use these memory halves to implement a *user* and a *kernal space*. This feature eases later scalability into true 64-Bit addressing, because there is still a large unused non-canonical region in memory. Because it lies in the "center" of the virtual address space, both the lower and upper memory half can easily be extended by increasing/decreasing the addresses of each region, respectively.



### **Aufgabe 2**

The benefit of supersections is an effectively lower amount of required accesses. This can e.g. be benificial for operating systems, where large regions of memory have to be loaded at all times. This doesn't come without a trade-off though, as the chance for internal fragmentation rises exponentially with the pagesize.

## **Aufgabe 4**

For a pagesize of 4 kB, the offset is 12 bits. This leaves 20 bits for the page index. That means there are  $2^{20} = 1$  MB entries in the direct page table. To address 512 MB physical memory, we need 512 MB / 4 kB pages, which means  $2^{17}$  entries in the inverted page table. Since each entry of these tables has 4 bytes, the sizes of each tables are 8 MB (1.5%) of memory, and 512 kB (0.1% of memory), respectively.

## **Aufgabe 5**

The virtual address 0000000000000001111000 1001000000 translates to 00000001111011 1001000000 in the physical address space.

Its location can be found in the TLB, so a further lookup of the level 1 and 2 page tables in the memory is not necessary. See below for the result.

