


TRAFOES

- add-trafo:



} ANY RL
↳ connect-mtx-RL
T.NET
"missing" ALL PI
individual element





} NO !! S'han de posar comm RL
a AC-NET. El codi no està prou
ben fet (es podria automahtion).





} cal posar una càrrega entre mig.

TH


add-TH:




S'afegeix un bus arl
"Additional TH"



missing



"missing"



not a bus in NET

This case would be a
problem cause TRAFO
would not be in rl-net
but current is the same


BUT...

- The TRAFO goes to missing in add-trafo.
- add-trafo warns "connect to voltage source"

TRAFO should be added to T.NET as RL.

generate-general.rl.NET


rl-T-Nodes contains all buses where an $\text{---} \bullet \text{---}$ is connected + additional TH:




① Generate inputs/outputs of RL.NET:

for each bus in rl-T-Nodes:


[IF $\left(\begin{array}{l} \text{rl-Tnodes} \\ \downarrow \\ \text{empty bus} \end{array} \right)$ & $\left(\begin{array}{l} \text{not member} \\ \text{of PI-Tnodes} \end{array} \right)$]



OR $\left(\begin{array}{l} \text{There is a TH} \\ \& \text{The TH is NOT} \\ \& \text{an additional TH} \\ \& \text{not member} \\ \& \text{of PI-Tnodes} \end{array} \right)$



There is a TH (TH8) $\cancel{\exists}$
But is not the "AddTH" BUS $\cancel{\exists}$
But it IS member of
PI-Tnodes $\cancel{\exists}$
 \hookrightarrow Then in3qd is an
input from PI line.



→ outputs: $\text{in3qd}, \text{in3d}$ of bus


ELSE : there is something connected as voltage source / a PI line .

→ inputs: $\text{in3qg}, \text{in3d}$ of bus



② Generate SS of RL NET:

The code goes through all lines in RL NET and generates its state space. Also, it creates the "bus voltage output" state-space in the "internal nodes".

→ for each line in RL-T-NET: ① create SS of Line $\frac{v_{NET}^{qd}}{i_{NET}^{qd}}$

②  check if bus-to is "internal" 


IF (there is nothing connected & not member of PI-T-nodes) OR (There is a TH & NOT an additional TH & NOT member of PI-T-nodes)



Bus is internal → create $\frac{v_{NET}^{qd} \text{ (lines)}}{i_{NET}^{qd} \text{ (lines)}}$ v_{BUS} $\frac{v_{NET}^{qd}, BUS}{i_{NET}^{qd}}$


① Identify RL lines connected to BUS

lines-in:  (current flows IN)

lines-out:  (current flows OUT)

② Generate "bus voltage output" q and d SS.

Example:



I write an small example to help understand the code !!

$$\frac{di_{15}}{dt} = -\frac{1}{L_{15}} (R_{15} i_{15}(t) - v_1(t) + v_5(t)) \quad [1]$$

$$\frac{di_{25}}{dt} = -\frac{1}{L_{25}} (R_{25} i_{25}(t) - v_2(t) + v_5(t)) \quad [2]$$

$$\frac{dis_{13}}{dt} = -\frac{1}{L_{513}} (R_{513} i_{513}(t) + v_3(t) - v_5(t)) \quad [3]$$

$$i_{15} = i_{513} - i_{25} \quad [4]$$

$$[4] \Rightarrow [2] \quad \frac{d(i_{513})}{dt} - \frac{d(i_{15})}{dt} = -\frac{1}{L_{25}} (R_{25} i_{25} - v_2 + v_5) \quad (\text{kill } d/dt i_{25})$$

$$[2] \Rightarrow [3] \quad -\frac{1}{L_{513}} (R_{513} i_{513} + v_3 - v_5) = \frac{di_{15}}{dt} - \frac{1}{L_{25}} (R_{25} i_{25} - v_2 + v_5) \quad (\text{kill } d/dt i_{513})$$


$$[3] \Rightarrow [1] \quad -\frac{1}{L_{513}} (R_{513} i_{513} + v_3 - v_5) = -\frac{1}{L_{15}} (R_{15} i_{15} - v_1 + v_5) - \frac{1}{L_{25}} (R_{25} i_{25} - v_2 + v_5) \quad \frac{d}{dt} i_{15}$$

$$v_5 \left(\frac{1}{L_{513}} + \frac{1}{L_{15}} + \frac{1}{L_{25}} \right) = i_{15} \left(\frac{R_{15}}{-L_{15}} \right) + i_{25} \left(\frac{R_{25}}{-L_{25}} \right) - i_{513} \left(\frac{R_{513}}{L_{513}} \right) + v_3 \left(\frac{1}{L_{15}} \right) + v_2 \left(\frac{1}{L_{25}} \right) + v_3 \left(\frac{1}{L_{513}} \right)$$

-sum

$i_{15}, i_{25}, i_{513}, v_3, v_2, v_5 \rightarrow \text{INPUTS} \quad v_5 \rightarrow \text{OUTPUT}$

for each line in rl-T-NET:




\rightarrow bus-to \rightarrow check if bus-to is internal & what about bus-from?

⚠️ In some cases, bus-from will not be detected as internal


A) bus-from E to PI

\Leftrightarrow Then ok, no need of generating Vbus state-space (it will come from the PI NET)

B) bus-from E to RL:



bus 3 will be detected as internal when building line 2-3 so ok \square



bus 3 will NOT be detected as internal \Leftrightarrow ERROR: lines 3-5, 3-4 will expect 1n3gd as input but it won't exist.

This should be fixed!!!

FIXED

⌚ loads?

