



TRAFOS

- add-trafo:





NO !! S'han de posar com RL
a AC-NET. El codi no està prou
ben fet (es podria automatitzar).





cal posar una càrrega entre mitg.


TH add-TH.



S'afegeix un bus a rl
"Additional TH"



"missing"





This case would be a
problem cause TRAFQ
would not be in rl-net
but current is the same
BUT...

- The TRAFQ goes to missing in add-trafo.
- add-trafo warns "connect to voltage source"

!
TRAFQ should be added to T.NET as RL.


generate-general. rl.NET

rl-T.Nodes contains all buses where an  is connected + additional TH:







① Generate inputs/outputs of RL.NET:
for each bus in rl-T.Nodes:


IF (rl-Tnodes
↓
empty bus) & not member of PI-Tnodes



OR (There is a TH & The TH is NOT an additional TH & not member of PI-Tnodes)



There is a TH (TH8) 
But is not the "AddTH" BUS 
But it IS member of PI-Tnodes 
↳ Then An3qd is an input from PI line.





→ outputs: An3qd, und of bus
ELSE : there is something connected as voltage source / a PI line.
→ inputs: An3qd, und of bus

② Generate SS of RL NET:

The code goes through all lines in RL NET and generates its state space. Also, it creates the "bus voltage output" state-space in the "internal nodes".

→ for each line in rl-T-NET: ① create S-S of Line $\xrightarrow{V_{NET}^{qd}} \boxed{\text{RL}} \xrightarrow{i_{qd}}$



②  bus-to \Rightarrow check if bus-to is "internal" 

IF (there is nothing connected & not member of PI-T-nodes) OR (There is a TH & NOT an additional TH & NOT member of PI-T-nodes)




→ Bus is internal \Rightarrow create $\xrightarrow{V_{NET}^{qd}(\text{lines})} \boxed{V_{BUS}} \xrightarrow{i_{qd}(\text{lines})} V_{NET}^{qd}, BUS$

① Identify RL lines connected to BUS

< lines-in:  BUS (current flows IN)
 lines-out: BUS  (current flows OUT)

② Generate "bus voltage output" q and d SS.

Example:



I write an small example to help understand the code !!

$$\begin{cases} \frac{di_{15}}{dt} = -\frac{1}{L_{15}} (R_{15} \cdot i_{15}(t) - V_1(t) + V_5(t)) & [1] \\ \frac{di_{25}}{dt} = -\frac{1}{L_{25}} (R_{25} \cdot i_{25}(t) - V_2(t) + V_5(t)) & [2] \\ \frac{di_{53}}{dt} = -\frac{1}{L_{53}} (R_{53} \cdot i_{53}(t) + V_3(t) - V_5(t)) & [3] \\ i_{15} = i_{53} - i_{25} & [4] \end{cases}$$

$$[4] \Rightarrow [2] \quad \frac{d(i_{53})}{dt} - \frac{d(i_{15})}{dt} = -\frac{1}{L_{25}} (R_{25} \cdot i_{25} - V_2 + V_5) \quad (\text{kill } d/dt \ i_{25})$$

$$[2] \Rightarrow [3] \quad -\frac{1}{L_{53}} (R_{53} i_{53} + V_3 - V_5) = \frac{di_{15}}{dt} - \frac{1}{L_{25}} (R_{25} i_{25} - V_2 + V_5) \quad (\text{kill } d/dt \ i_{53})$$

$$[3] \Rightarrow [1] \quad -\frac{1}{L_{53}} (R_{53} i_{53} + V_3 - V_5) = -\frac{1}{L_{15}} (R_{15} i_{15} - V_1 + V_5) - \frac{1}{L_{25}} (R_{25} i_{25} - V_2 + V_5) \quad (\text{kill } d/dt \ i_{15})$$

$$V_5 \left(\frac{1}{L_{53}} + \frac{1}{L_{15}} + \frac{1}{L_{25}} \right) = i_{15} \left(\frac{R_{15}}{-L_{15}} \right) + i_{25} \left(\frac{R_{25}}{-L_{25}} \right) - i_{53} \left(\frac{R_{53}}{L_{53}} \right) + V_1 \left(\frac{1}{L_{15}} \right) + V_2 \left(\frac{1}{L_{25}} \right) + V_3 \left(\frac{1}{L_{53}} \right)$$

-sum

$i_{15}, i_{25}, i_{53} \quad V_1, V_2, V_3 \rightarrow \text{INPUTS} \quad \checkmark$
 $V_5 \rightarrow \text{OUTPUT}$

for each line in RL-NET:

bus-to → check if "bus-to" is internal ? what about bus-from?

⚠ In some cases, bus-from will not be detected as internal


A) bus-from ∈ to PI

⇒ Then ok, no need of generating V_{bus} state-space (it will come from the PI NET)

B) bus-from ∈ to RL:



Bus 3 will be detected as internal when building line 2-3 so ok ✓




Bus 3 will NOT be detected as internal

⇒ ERROR: lines 3-5, 3-4 will expect V_{n3} as input but it won't exist.

This should be fixed!!!

FIXED

loads?



not internal because of load.

sum of currents from lines → bus voltage

