


## (1) inverters with different width and length


i.  $PU:PD = (2/1 : 1/1)$



ii.  $PU:PD = (6/1 : 3/1)$



iii.  $PU:PD = (18/1 : 9/1)$




iv.  $PU:PD = (48/1 : 24/1)$



v.  $PU:PD = (144/1 : 72/1)$



## (2) buffer schematic



### (3) buffer analysis



Time<sub>r</sub>:717.1053ps

Time<sub>f</sub>:643.4771ps

delay<sub>pL->H</sub>:935.3662ps

delay<sub>pH->L</sub>:852.1278ps