High Density 65nm/90nm ArtiGridTM (OTC) Features Memory Compiler Application Note

Confidential



August 2009 Copyright 2005 - 2007, 2009 ARM. All Rights Reserved. ARM PAN 0032A



Copyright © 2005 - 2007, 2009 ARM. All rights reserved.

Part Number: ARM PAN 0032A

Proprietary Notice

Words and logos marked with ® or TM are registered trademarks or trademarks of ARM Limited in the EU and other countries, except as otherwise stated below in this proprietary notice. Other brands and names mentioned herein may be the trademarks of their respective owners.

Neither the whole nor any part of the information contained in, or the product described in, this document may be adapted or reproduced in any material form except with the prior written permission of the copyright holder.

The product described in this document is subject to continuous developments and improvements. All particulars of the product and its use contained in this document are given by ARM in good faith. However, all warranties implied or expressed, including but not limited to implied warranties of merchantability, or fitness for purpose, are excluded.

This document is intended only to assist the reader in the use of the product. ARM Limited shall not be liable for any loss or damage arising from the use of any information in this document, or any error or omission in such information, or any incorrect use of the product.

Where the term ARM is used it means "ARM or any of its subsidiaries as appropriate".

Confidentiality Status

This document is Confidential. This document may only be used and distributed in accordance with the terms of the agreement entered into by ARM and the party that ARM delivered this document to.

Revision History

Part Number	Release Date	Comments
app_metro_otc_2005q3v1	July 2005	Initial Release
app-metro-otc-2006q1v1	January 2006	Add confidentiality material and Format upgrade
app-metro-otc-2006q3v1	July 2006	Updated metal information.
app-metro-otc-2007q2v1ARM PAN 0032A	June 2007	Update copyright and preface
ARM PAN 0032A	August 2009	Replaced Metro product name with high density, added revision history page and updated copyright information.

Customer Support

Customers with active Support contracts can obtain support for ARM Physical IP products by going to access.arm.com and clicking on the "Products & Services > New Technical Request." link on the left side of the webpage. ARM recommends using this method for customers with valid support contracts, in order to obtain prompt attention to issues and questions.

Information about available Support contract options can be seen at www.arm.com/products/physicalip/support.html.

• If you cannot reach us via the web support channel you can contact ARM Physical IP support via email at support-pipd@arm.com for technical issues.

Typographic Conventions

The following typographic conventions are used to assist you in distinguishing special notations, values, and elements described in this manual.

Visual Cue	Meaning
(Bullet) •	Bulleted list of important items.
Courier Type	Commands typed on the keyboard, either examples or instructions.
Dash (-) Courier Type	Text set in Courier type and preceded by a dash represents a command name (for example, -libname).
<italic type=""> italic type</italic>	Variable names you select, such as file and directory names are enclosed within angle brackets (< >). Italic type is used to show variable values, file, and directory names.
(Ellipsis)	Indicates commands or options that may be added.
Italic Type with Initial Capital Letters	Document, chapter, section and reference manual names.

1. Overview

In addition to the rings-based power routing, ARMmemory compilers now allow ringless power routing through the ArtiGridTM over-the-cell (OTC) power routing option. When the ArtiGrid option is selected through the GUI or command line, vertical Metal4 straps of power (VDD) and ground (GND) are visible to the chip-level routing tools.

1.1 ArtiGrid for Single and Dual-Port SRAM, and ROM Compilers

Both types of high density SRAM (RA1 and RA2) and high density ROM compilers use the same ArtiGrid methodology. The basic ArtiGrid characteristics for all 65nm and 90nm SRAM and ROM compilers are listed in Table 1.

Table 1. ArtiGrid Characteristics for high density SRAM and ROM Compilers (65nm and 90nm)

Parameter	Value
Minimum width of ArtiGrid VDD and GND Metal4 straps	Top metal via4 plus Metal4 overlap
Minimum connection/stripe to maintain power density	1

Nanoroute, Astro, or similar routing tools can be used to connect the vertical Metal4 straps to/from Metal5 and Metal 6. ArtiGrid for SRAM and ROM compilers only have the vertical Metal4 straps over the instance.

You must route chip-level ground (VSS) and VDD horizontally in M5 or higher and drop vias down to M4 to connect to every power/ground strap.

1.2 ArtiGrid for 65nm and 90nm Single-Port Register Files

ArtiGrid in the 65nm and 90nm single port register file differs from the SRAM and ROM compilers as the power and ground straps are in Metal3. ArtiGrid has the vertical M3 straps over the instance periphery only.

Nanoroute, Astro, or similar routing tools are used to verify that the vertical M3 straps can be connected to/from M4 and M5.

You must route chip-level ground (VSS) and VDD horizontally in M4 and drop vias down to M3 to connect to every power/ground strap.

Table 2. ArtiGrid Characteristics for Single Port Register File Generator (90nm)

Parameter	Value
Minimum width for VDD and GND Metal4 straps.	via3 plus Metal3 overlap
Minimum connection/stripe to maintain power density	1

1.3 ArtiGrid for 65nm and 90nm Two-Port Register Files

ArtiGrid in the 65nm and 90nm two-port register file is different from the SRAM and ROM compilers in that the power and ground straps are in Metal3. ArtiGrid has the vertical M3 straps over the instance periphery only.

ArtiGrid in the two-port register file also differs from the single port register file in that the power and ground straps are over the I/O sections on opposite sides of the instance, and not just one side. Both sets of the power and ground straps need to be connected to the chip level power grid.

Nanoroute, Astro, or similar routing tools are used to verify that the vertical M3 straps can be connected to/from M4 and M5.

You must route chip-level ground (VSS) and VDD horizontally in M4 and drop vias down to M3 to connect to every power/ground strap.

Table 3. ArtiGrid Characteristics for Two-Port Register File Generator (90nm)

Parameter	Value
Minimum width for VDD and GND Metal4 straps.	via3 plus Metal3 overlap
Minimum connection/stripe to maintain power density	2 (Top and Bottom)



Append	lix A-	Revisions

This appendix describes the technical changes between released issues of this book.

Table A-1. Issue A

Change	Location
Replaced Metro product name with High Density	Entire book