


NOTES: RTL corresponds to execution (after fetch!); JSRR not shown

				J	•		
TRAP	JSR	JMP	BR	AND	AND	ADD	ADD
TRAP trapvect8  R7 ← PC, PC ← M[ZEXT(trapvect8)]	0100 1 PCoffset11 JSR PCoffset11 R7 ← PC, PC ← PC + SEXT(PCoffset11)	1100   000   BaseR   000000   JMP BaseR   PC ← BaseR	((n AND N) OR (z AND Z) OR (p AND P)): PC ← PC + SEXT(PCoffset9)    PC ← PC + SEXT(PCoffset9)	0101 DR SR1 1 1 imm5 AND DR, SR1, imm5  DR ← SR1 AND SEXT(imm5), Setcc	0101 DR   SR1   0 00 SR2 AND DR, SR1, SR2	1	0001 DR SR1 0 00 SR2 ADD DR, SR1, SR2  DR ← SR1 + SR2, Setcc
STR 0111 SR BaseR offset6 STR SR, BaseR, offset6  M[BaseR] + SEXT(offset6)] ← SR	STI $\begin{bmatrix} 1011 & SR & PCoffset9 \\ 1011 & SR & PCoffset9 \end{bmatrix}$ STI SR, PCoffset9 M[M[PC + SEXT(PCoffset9)]] $\leftarrow$ SR	ST 0011 SR PCoffset9 ST SR, PCoffset9  M[PC + SEXT(PCoffset9)] ← SR	et9 NOT	mm5 LEA	SR2 LDR 0110 DR BaseR, offset6  DR ← M[BaseR + SEXT(offset6)], Setcc	mm5 LDI 1010 DR PCoffset9  DR ← M[M[PC + SEXT(PCoffset9)]], Setcc	R2 LD 0010 DR PCoffset9 LD DR, PCoffset9  DR ← M[PC + SEXT(PCoffset9)], Setcc



Signal Description  LD.MAR = 1, MAR is loaded  LD.MDR = 1, MDR is loaded	Signal $egin{align*} { m Description} \\ { m LD.CC} &= 1, { m updates status bits from system bus} \\ \end{array}$
LD.IR = 1, IR is loaded LD.PC = 1, PC is loaded LD.REG = 1, register file is loaded LD.BEN = 1, updates Branch Enable (BEN) bit	GateMARMUX = 1, MARMUX output is put onto system bus GateMDR = 1, MDR contents are put onto system bus GateALU = 1, ALU output is put onto system bus GatePC = 1, PC contents are put onto system bus
MARMUX $= 0$ , chooses ZEXT IR[7:0] $= 1$ , chooses address adder output	= 1, Enables memory, chooses memory output for MDR input Disables memory, chooses system bus for MDR input
ADDR1MUX $= 0$ , chooses PC $= 1$ , chooses reg file SR1OUT	R.W $\begin{cases} = 1, M[MAR] < MDR \text{ when MIO.EN} = 1 \\ = 0, MDR < M[MAR] \text{ when MIO.EN} = 1 \end{cases}$
= 00, chooses "000" = 01, chooses SEXT IR[5:0] = 10, chooses SEXT IR[8:0] = 11, chooses SEXT IR[10:0]	= 00, ADD = 01, AND = 10, NOT A = 11, PASS A
$\begin{cases} = 00, \text{ chooses PC} + 1 \\ = 01, \text{ chooses system bus} \\ = 10. \text{ chooses address adder output} \end{cases}$	= 00, chooses IR[11:9] DRMUX = 01, chooses "111" = 10, chooses "110"
= 00, chooses IR[11:9] SR1MUX = 01, chooses IR[8:6] = 10, chooses "110"	