Look-up table with two inputs, built from transmission gates
Y = T[2 B + A], table T3 T2 T1 T0 = 0110

Supply












Inputs A and B









Load

Configuration: table bits T0..T3 (in an FPGA: memory cells)