
Look-up table with two inputs, built from transmission gates
Y = T[2 B + A], table T3 T2 T1 T0 = 0110

Supply



Inputs









Table bits T0..T3 (in an FPGA: SRAM cells)




Inverter: AN = not A




Inverter: BN = not B




Level 1: T0 if A = 0




T1 if A = 1




Level 1: T2 if A = 0




T3 if A = 1




Level 2: N0 if B = 0



N1 if B = 1



Buffer, first stage



Buffer, second stage: Y

