
# **Graphic Dot Matrix Chip In Glass VFD**

MN12832L

- 128 x 32 Graphic Dot Matrix
- Chip in Glass Driver IC
- 8 Level Grey Scale
- **High Brightness Blue Green Display**
- **Synchronous Serial Interface**
- **Wide Operating Temperature**

This VF glass includes 2x 240 bit serial shift registers, PWM decoder and latched driver which connects to the anode and grid electrodes. An external host is required to provide a multiplexing data stream to refresh the display. The signal inputs can be connected to the ports of a CMOS microprocessor. The a.c. filament supply (F1, F2) can be derived from a source of 10KHz to 200KHz. Consult our application notes for further information.



Vss 8 V<sub>DD1</sub> 9 10 BLK 11 LAT GCP 12 13 SOUT2 14 SOUT1 15 CLK 16 SIN1 17 SIN<sub>2</sub> 36 F2 37 F2

F2

**PIN OUT** Pin

2

3

6

7

38

Sig

F1

F1

V<sub>DD2</sub>

Vss


Dimensions in mm See full spec for tolerances

#### **ELECTRICAL SPECIFICATION**

ELECTRICAL OF ECH ICATION						
Parameter	Sym	Min	Тур	Max	Unit	Condition
Logic Voltage	V DD1	3.0	3.3	3.7	V	Vss=0V
Logic Current	I DD1	-	1.0	2.0	mA	VDD1=3.3V
Filament Voltage	Εf	2.6	2.9	3.2	Vac	V <sub>DD2</sub> =0V
Filament Current	l f	135.0	150.0	165.0	mAac	V <sub>DD2</sub> =0V
Display Voltage	V DD2	-	45.0	50.0	V	Vss=0V
Display Current	I DD2	-	10.0	15.0	mA	VDD2=55V
Filament Bias	Ек	3.5	4.0	4.5	V	Vss=0V
Logic High Input	VIH	V <sub>DD1+2.4</sub>	-	V <sub>DD1</sub>	V	Vss=0V
Logic Low Input	VIL	Vss	-	+0.7	V	Vss=0V
Logic High Input	Iн	-	-	5.0	μΑ	VDD1=3.3V
Logic Low Input	lι∟	-250	-70	-35	μA	VDD1=3.3V

#### RXD

INTERFACE EXAMPLE



### **ENVIRONMENTAL and OPTICAL SPECIFICATION**

Parameter	Value				
Display Area (XxY mm)	57.45 x 13.93				
Dot Size/Pitch (XxY mm)	0.3 x 0.29/0.45 x 0.44				
Luminance	800 cd/m <sup>2</sup> Typ.				
Colour of Illumination	Blue-Green (Filter for colours)				
Operating Temperature	-40°C to +85°C				
Storage Temperature	-50°C to +85°C				
Operating Humidity (non condensing)	5 to 95% @ 25°C				

1. The power on rise time should be less than 50ms.

SHIFT REGISTER ASSIGNMENT

**Electrode** 

Row 1 'afbecd'

Row 2 'afbecd'

Row 3 'afbecd'

Row 30 'afbecd

Row 31 'afbecd

Row 32 'afbecd'

Grid G1-G44

- 2. The 22R resistor at the VDD2 input is required to prevent current surge during switching.
- 3. If scanning of the display stops with VDD2 applied, the BLK input must be set high to prevent damage to the display.
- 4. The GCP line is the counter clock for the PWM decoder.

1-6

7-12

13-18

175-180

181-186

187-192


193-236

**Bit Numbers** 


## INTEREACE TIMING

INTERFACE HIMING					
Parameter	Time				
CLK Cycle	400ns min				
CLK High	200ns min				
CLK Low	200ns min				
SIN Setup	40ns min				
SIN Hold	30ns min				
LAT High	300ns min				
CLK then LAT	250ns min				
BLK Hold	10μs min				

## **MULTIPLEX TIMING**



## **POWER SEQUENCE**



## CONTACT

Noritake Sales Office Tel Nos Nagoya Japan: +81 (0)52-561-9867 Canada: +1-416-291-2946 Chicago USA: +1-847-439-9020 Munchen (D): +49 (0)89-3214-290 Itron UK: +44 (0)1493 601144 Rest Europe: +49 (0)61-0520-9220 www.noritake-itron.com

Subject to change without notice. Doc Ref:3772 Iss.1 31 January 2002