

μTVM: Running the TVM Stack on Bare Metal TVM Conf 2020

Andrew Reusch


Outline

- What is µTVM?
- How µTVM Works
- Demo Walkthrough
- Future Directions
- Q&A





What is µTVM?





...Bare Metal?

To μ TVM, bare metal is not just:

- Raspberry Pi
 - These (usually) have operating systems
- Reserved Cloud Instances
 - These still have Virtual Memory
- Running outside a VM
 - Traditional TVM can run here





...Bare Metal?

Bare metal is (often) IoT-class devices

- AzureSphere
- Arduino
- Cortex-M class micro-controllers








μTVM works in places without...



- Operating Systems
 - no files, DLLs, .so, memory mapping, kernels




- **Virtual Memory**
 - No malloc, C++ RAII, exceptions, ...



- Advanced Programming Languages
- No C++, Rust, Python, ... (But we like those and you could use them!)































Bare Metal Deployment Challenges

- Less abstraction than full OS
 - Less tools to work with
- Resources are tighter
 - Scheduling is harder
- Demands are unique per-chip and per-project
 - o Code reuse is tricky










The µTVM Approach

- Batteries Included
 - µTVM can be used with only the standard C library
- Compute-centric
 - µTVM does not configure the SoC--it only runs computations
 - μTVM integrates with RTOS like Zephyr and mBED for SoC configuration
- Transparent
 - µTVM binaries can be compiled directly from source



How µTVM Works





How µTVM Works






```
int main() {
   // configure SoC
   TVMInitializeRuntime();
   TVMGraphRuntime_Run();
}
```


```
int32_t fused_conv2d_right_shift_add() {
   // ...
}
```


















```
int32 t
fused_nn_contrib_conv2d_NCHWc_right_shift_cast(
void* args. void* arg type ids.
int32_t num_args, void* out_ret_value,
void* out ret tcode. void* resource handle) {
 void* data pad = TVMBackendAllocWorkspace(1.
dev_id, (uint64_t)13872, 1, 8);
 for (int32_t i0_i1_fused_i2_fused = 0:
i0 i1 fused i2 fused < 68:
++i0_i1_fused_i2_fused) {
    for (int32 t i3 = 0: i3 < 68: ++i3) {
      for (int32 t i4 = 0: i4 < 3: ++i4) {
((uint8_t*)data_pad)[((((i0_i1_fused_i2_fused *
204) + (i3 * 3)) + i4))] = ((((2 <=
i0_i1_fused_i2_fused) && (i0_i1_fused_i2_fused
< 66)) && (2 <= i3)) && (i3 < 66)) ?
((uint8_t*)placeholder)[((((i0_i1_fused_i2_fus
ed * 192) + (i3 * 3)) + i4) - 390))] :
(uint8 t)0):
```







Running the model end-to-end





How µTVM Works





```
int main() {
  // configure SoC
  TVMInitializeRuntime();
  TVMGraphRuntime_Run();
}
```

```
int32_t fused_conv2d_right_shift_add() {
   // ...
}
```








Putting the pieces together

TVM Compiler Outputs

Simplified Parameters

Compiled Operators


Graph JSON








Putting the pieces together - host-driven







Putting the pieces together - standalone





microTVM Reference Virtual Machine

- Lots of moving pieces...
 - Physical hardware
 - TVM compiler
 - o GCC, LLVM, etc.
 - RTOS (Zephyr, mBED), library code
 - SoC configuration / main()
- How can we collaborate?
 - Use a "Reference VM" to freeze as much of the software as possible
 - Attach hardware to VM with USB passthrough
 - See <u>MicroTVM Reference VM Tutorial</u> for more




Demo Walkthrough



Future Directions




μTVM in 2020





Next for µTVM: Ahead-of-Time Compiler




```
const DLTensor weights = \{1, 2, ...\};
const DLTensor biases = \{4, 2, 7, \ldots\};
int32_t classifier(DLTensor* input,
                   DLTensor* output) {
 DLTensor* intermediate =
     TVMBackendAllocWorkspace(512);
  conv2d(input, &weights, intermediate);
  bias_add(intermediate, &biases, output);
  TVMBackendFreeWorkspace(intermediate);
  return rv:
```



Next for µTVM: Hardware-aware Quantization

- Data-aware quantization v2
 - Allows quantizing more networks from within TVM
- Ultra-low-bit-width quantization
 - Could reduce the overall model memory footprint
- See <u>HAGO PR</u> and Ziheng Jiang's talk "Hardware-aware Quantization in TVM" on Dec 4




Riptide: Fast End-to-End Binarized Neural Networks. MLSys 2020 (March 3rd)

Joshua Fromm · Meghan Cowan · Matthai Philipose · Luis Ceze · Shwetak Patel



Next for µTVM: Heterogeneous Execution

- Hardware acceleration offers:
 - Lower power
 - Better performance
 - More parallelism
- Potential TVM improvements:
 - o CRT multi-context execution
 - TIR subgraph offloading
- See ARM's lighting talk:
 "Ethos-U55: microNPU Support for uTVM"
 by Manupa Karunaratne





Next for µTVM: Memory Planning

- Current memory planner has limitations:
 - Unaware of device memory layout
 - Requires a heap-based memory allocator
- New directions:
 - Tensor pinning
 - Accelerator-aware planning
 - Bring-your-own memory planning



Next for µTVM: Increased Coverage

- Much of the work so far has been infrastructure-focused
- Next step: increase µTVM coverage in terms of:
 - Supported ISA
 - Optimized Model Operators
- Auto-Scheduling can help



Next for µTVM: Developer Experience

- Create "getting started" experience
 - Generate e.g. Arduino, Zephyr, etc projects
- Improve TVM C runtime
 - Handle faults and report through RPC server
 - Gather runtime stats to increase visibility on-device
 - Support more complex runtime scenarios -- sensing, multitasking, etc.
- Documentation
 - Targeted to developers from multiple backgrounds -- ML, firmware, etc.
 - Add design documentation and more tutorials



Q&A

- Code at https://github.com/areusch/microtvm-blogpost-eval
- Tutorials at https://tvm.apache.org/docs/tutorials/index.html#micro-tvm