```
----- Begin Simulation Statistics -----
                                              0.000045
sim seconds
# Number of seconds simulated
sim ticks
                                              44750500
# Number of ticks simulated
final tick
                                              44750500
# Number of ticks from beginning of simulation (restored from
checkpoints and never reset)
                                          10000000000000
sim_freq
# Frequency of simulated ticks
host_inst_rate
                                                 83919
# Simulator instruction rate (inst/s)
host_op_rate
                                                 94238
# Simulator op (including micro ops) rate (op/s)
                                             98093738
host tick rate
# Simulator tick rate (ticks/s)
                                                649740
host_mem_usage
# Number of bytes of host memory used
host_seconds
                                                  0.46
# Real time elapsed on the host
sim insts
                                                 38281
# Number of instructions simulated
                                                 42990
sim ops
# Number of ops (including micro ops) simulated
system.voltage domain.voltage
                                                     1
# Voltage in Volts
system.clk domain.clock
                                                  1000
# Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst
                                                 39360
# Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data
                                                 20160
# Number of bytes read from this memory
system.mem ctrls.bytes read::cpu1.inst
                                                  3392
# Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data
                                                  1024
# Number of bytes read from this memory
system.mem_ctrls.bytes_read::total
                                                 63936
# Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst
                                                    39360
# Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst
                                                     3392
# Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total
                                                 42752
# Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks
                                                     320
# Number of bytes written to this memory
system.mem ctrls.bytes written::total
                                                   320
# Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.inst
                                                   615
# Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data
# Number of read requests responded to by this memory
system.mem ctrls.num reads::cpu1.inst
                                                    53
```

```
# Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data
# Number of read requests responded to by this memory
system.mem ctrls.num reads::total
                                                   999
# Number of read requests responded to by this memory
system.mem ctrls.num writes::writebacks
                                                     5
# Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total
# Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst
                                             879543245
# Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data
                                             450497760
# Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst
                                              75798036
# Total read bandwidth from this memory (bytes/s)
system.mem ctrls.bw read::cpu1.data
                                              22882426
# Total read bandwidth from this memory (bytes/s)
system.mem ctrls.bw read::total
                                            1428721467
# Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst
                                             879543245
# Instruction read bandwidth from this memory (bytes/s)
system.mem ctrls.bw inst read::cpu1.inst
                                              75798036
# Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total
                                             955341281
# Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks
                                               7150758
# Write bandwidth from this memory (bytes/s)
                                               7150758
system.mem ctrls.bw write::total
# Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks
                                               7150758
# Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst
                                             879543245
# Total bandwidth to/from this memory (bytes/s)
system.mem ctrls.bw total::cpu0.data
                                             450497760
# Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst
                                              75798036
# Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data
                                              22882426
# Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total
                                            1435872225
# Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs
                                                  1000
# Number of read requests accepted
                                                     5
system.mem_ctrls.writeReqs
# Number of write requests accepted
system.mem_ctrls.readBursts
                                                  1000
# Number of DRAM read bursts, including those serviced by the write
queue
system.mem_ctrls.writeBursts
# Number of DRAM write bursts, including those merged in the write
queue
                                                 63744
system.mem_ctrls.bytesReadDRAM
# Total number of bytes read from DRAM
                                                   256
system.mem ctrls.bytesReadWrQ
```

```
# Total number of bytes read from write queue
system.mem_ctrls.bytesWritten
# Total number of bytes written to DRAM
system.mem ctrls.bytesReadSys
                                                 64000
# Total read bytes from the system interface side
                                                   320
system.mem ctrls.bytesWrittenSys
# Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ
# Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts
# Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs
# Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0
                                                   169
# Per bank write bursts
system.mem ctrls.perBankRdBursts::1
                                                   171
# Per bank write bursts
                                                   152
system.mem ctrls.perBankRdBursts::2
# Per bank write bursts
                                                   132
system.mem_ctrls.perBankRdBursts::3
# Per bank write bursts
system.mem ctrls.perBankRdBursts::4
                                                    26
# Per bank write bursts
                                                    31
system.mem_ctrls.perBankRdBursts::5
# Per bank write bursts
system.mem ctrls.perBankRdBursts::6
                                                    99
# Per bank write bursts
system.mem ctrls.perBankRdBursts::7
                                                    31
# Per bank write bursts
                                                    16
system.mem_ctrls.perBankRdBursts::8
# Per bank write bursts
system.mem_ctrls.perBankRdBursts::9
                                                     8
# Per bank write bursts
system.mem ctrls.perBankRdBursts::10
                                                     0
# Per bank write bursts
system.mem_ctrls.perBankRdBursts::11
                                                    15
# Per bank write bursts
                                                     8
system.mem_ctrls.perBankRdBursts::12
# Per bank write bursts
system.mem_ctrls.perBankRdBursts::13
                                                    40
# Per bank write bursts
system.mem_ctrls.perBankRdBursts::14
                                                    39
# Per bank write bursts
                                                    59
system.mem_ctrls.perBankRdBursts::15
# Per bank write bursts
system.mem_ctrls.perBankWrBursts::0
                                                     0
# Per bank write bursts
system.mem ctrls.perBankWrBursts::1
                                                     0
# Per bank write bursts
system.mem_ctrls.perBankWrBursts::2
                                                     0
# Per bank write bursts
system.mem ctrls.perBankWrBursts::3
                                                     0
# Per bank write bursts
                                                     0
system.mem ctrls.perBankWrBursts::4
```

# Per bank write bursts	
system.mem_ctrls.perBankWrBursts::5	0
# Per bank write bursts	0
<pre>system.mem_ctrls.perBankWrBursts::6 # Per bank write bursts</pre>	0
system.mem_ctrls.perBankWrBursts::7	0
# Per bank write bursts	0
system.mem_ctrls.perBankWrBursts::8	0
# Per bank write bursts	
system.mem_ctrls.perBankWrBursts::9	0
# Per bank write bursts	
system.mem_ctrls.perBankWrBursts::10	0
# Per bank write bursts	_
system.mem_ctrls.perBankWrBursts::11	0
# Per bank write bursts	0
<pre>system.mem_ctrls.perBankWrBursts::12 # Per bank write bursts</pre>	0
system.mem_ctrls.perBankWrBursts::13	0
# Per bank write bursts	U
system.mem_ctrls.perBankWrBursts::14	0
# Per bank write bursts	•
system.mem_ctrls.perBankWrBursts::15	0
# Per bank write bursts	
system.mem_ctrls.numRdRetry	0
# Number of times read queue was full causing r	-
system.mem_ctrls.numWrRetry	0
# Number of times write queue was full causing	-
<pre>system.mem_ctrls.totGap # Total gap between requests</pre>	1748000
system.mem_ctrls.readPktSize::0	0
# Read request sizes (log2)	U
system.mem_ctrls.readPktSize::1	0
# Read request sizes (log2)	
system.mem_ctrls.readPktSize::2	0
# Read request sizes (log2)	
system.mem_ctrls.readPktSize::3	0
# Read request sizes (log2)	_
system.mem_ctrls.readPktSize::4	0
# Read request sizes (log2)	0
<pre>system.mem_ctrls.readPktSize::5 # Read request sizes (log2)</pre>	0
system.mem_ctrls.readPktSize::6	1000
# Read request sizes (log2)	1000
system.mem_ctrls.writePktSize::0	0
#Write request sizes (log2)	
system.mem_ctrls.writePktSize::1	0
# Write request sizes (log2)	
system.mem_ctrls.writePktSize::2	0
# Write request sizes (log2)	^
<pre>system.mem_ctrls.writePktSize::3 # Write request sizes (leg3)</pre>	0
<pre># Write request sizes (log2) system.mem_ctrls.writePktSize::4</pre>	0
# Write request sizes (log2)	v
system.mem_ctrls.writePktSize::5	0
	J

```
# Write request sizes (log2)
                                                     5
system.mem_ctrls.writePktSize::6
# Write request sizes (log2)
system.mem ctrls.rdQLenPdf::0
                                                   602
# What read queue length does an incoming reg see
system.mem ctrls.rdQLenPdf::1
                                                   271
# What read queue length does an incoming req see
                                                    88
system.mem_ctrls.rdQLenPdf::2
# What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3
                                                    27
# What read queue length does an incoming reg see
system.mem_ctrls.rdQLenPdf::4
# What read queue length does an incoming reg see
system.mem_ctrls.rdQLenPdf::5
                                                     0
# What read queue length does an incoming req see
system.mem ctrls.rdQLenPdf::6
                                                     0
# What read queue length does an incoming reg see
system.mem ctrls.rdQLenPdf::7
# What read queue length does an incoming reg see
system.mem_ctrls.rdQLenPdf::8
# What read queue length does an incoming reg see
system.mem ctrls.rdQLenPdf::9
                                                     0
# What read gueue length does an incoming reg see
system.mem ctrls.rdQLenPdf::10
                                                     0
# What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11
# What read queue length does an incoming req see
system.mem ctrls.rdQLenPdf::12
# What read queue length does an incoming reg see
system.mem ctrls.rdQLenPdf::13
                                                     0
# What read queue length does an incoming reg see
system.mem_ctrls.rdQLenPdf::14
                                                     0
# What read queue length does an incoming req see
system.mem ctrls.rdQLenPdf::15
                                                     0
# What read queue length does an incoming reg see
system.mem ctrls.rdQLenPdf::16
# What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17
                                                     0
# What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18
                                                     0
# What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19
# What read queue length does an incoming reg see
system.mem_ctrls.rdQLenPdf::20
# What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21
                                                     0
# What read queue length does an incoming reg see
system.mem ctrls.rdOLenPdf::22
# What read queue length does an incoming reg see
system.mem ctrls.rdQLenPdf::23
# What read queue length does an incoming req see
system.mem ctrls.rdQLenPdf::24
                                                     0
# What read gueue length does an incoming reg see
system.mem ctrls.rdQLenPdf::25
                                                     0
```

```
# What read queue length does an incoming reg see
system.mem_ctrls.rdQLenPdf::26
                                                     0
# What read queue length does an incoming req see
system.mem ctrls.rdQLenPdf::27
# What read queue length does an incoming reg see
system.mem ctrls.rdQLenPdf::28
# What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29
                                                     0
# What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30
                                                     0
# What read queue length does an incoming reg see
system.mem_ctrls.rdQLenPdf::31
# What read queue length does an incoming reg see
system.mem_ctrls.wrQLenPdf::0
                                                     1
# What write queue length does an incoming req see
system.mem ctrls.wrQLenPdf::1
                                                     1
# What write queue length does an incoming reg see
system.mem ctrls.wrQLenPdf::2
                                                     1
# What write queue length does an incoming reg see
system.mem_ctrls.wrQLenPdf::3
                                                     1
# What write queue length does an incoming reg see
system.mem ctrls.wr0LenPdf::4
                                                     0
# What write gueue length does an incoming reg see
system.mem_ctrls.wrQLenPdf::5
# What write queue length does an incoming req see
system.mem ctrls.wrQLenPdf::6
# What write queue length does an incoming req see
system.mem ctrls.wrQLenPdf::7
# What write gueue length does an incoming reg see
system.mem_ctrls.wrQLenPdf::8
                                                     0
# What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9
                                                     0
# What write queue length does an incoming req see
system.mem ctrls.wrQLenPdf::10
# What write queue length does an incoming reg see
system.mem ctrls.wrQLenPdf::11
# What write queue length does an incoming reg see
system.mem_ctrls.wrQLenPdf::12
                                                     0
# What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13
# What write queue length does an incoming reg see
system.mem_ctrls.wrQLenPdf::14
# What write queue length does an incoming reg see
system.mem_ctrls.wrQLenPdf::15
# What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16
# What write queue length does an incoming reg see
system.mem ctrls.wrQLenPdf::17
# What write queue length does an incoming reg see
system.mem ctrls.wrQLenPdf::18
# What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19
# What write queue length does an incoming reg see
system.mem ctrls.wrQLenPdf::20
```

```
# What write queue length does an incoming reg see
system.mem_ctrls.wrQLenPdf::21
                                                    0
# What write queue length does an incoming req see
system.mem ctrls.wrQLenPdf::22
# What write queue length does an incoming reg see
system.mem ctrls.wrQLenPdf::23
# What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24
                                                    0
# What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25
# What write queue length does an incoming reg see
system.mem_ctrls.wrQLenPdf::26
# What write queue length does an incoming reg see
system.mem_ctrls.wrQLenPdf::27
# What write queue length does an incoming req see
system.mem ctrls.wrQLenPdf::28
# What write queue length does an incoming reg see
system.mem ctrls.wrQLenPdf::29
# What write queue length does an incoming reg see
system.mem_ctrls.wrQLenPdf::30
# What write queue length does an incoming req see
system.mem ctrls.wr0LenPdf::31
                                                    0
# What write gueue length does an incoming reg see
system.mem_ctrls.wrQLenPdf::32
# What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33
# What write queue length does an incoming req see
system.mem ctrls.wrQLenPdf::34
# What write queue length does an incoming reg see
system.mem_ctrls.wrQLenPdf::35
                                                    0
# What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36
                                                    0
# What write queue length does an incoming req see
system.mem ctrls.wrQLenPdf::37
# What write queue length does an incoming reg see
system.mem ctrls.wrQLenPdf::38
# What write queue length does an incoming reg see
system.mem_ctrls.wrQLenPdf::39
                                                    0
# What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40
# What write queue length does an incoming reg see
system.mem_ctrls.wrQLenPdf::41
# What write queue length does an incoming reg see
system.mem_ctrls.wrQLenPdf::42
# What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43
# What write queue length does an incoming reg see
system.mem ctrls.wrQLenPdf::44
# What write queue length does an incoming reg see
system.mem ctrls.wrQLenPdf::45
# What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46
# What write gueue length does an incoming reg see
system.mem ctrls.wrQLenPdf::47
```

```
# What write queue length does an incoming reg see
system.mem_ctrls.wrQLenPdf::48
                                                     0
# What write queue length does an incoming req see
system.mem ctrls.wrQLenPdf::49
# What write queue length does an incoming req see
system.mem ctrls.wrQLenPdf::50
# What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51
                                                     0
# What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52
# What write queue length does an incoming reg see
system.mem_ctrls.wrQLenPdf::53
# What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54
                                                     0
# What write queue length does an incoming req see
system.mem ctrls.wr0LenPdf::55
                                                     0
# What write queue length does an incoming reg see
system.mem ctrls.wrQLenPdf::56
# What write queue length does an incoming reg see
system.mem_ctrls.wrQLenPdf::57
# What write queue length does an incoming req see
system.mem ctrls.wr0LenPdf::58
                                                     0
# What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59
# What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60
# What write queue length does an incoming req see
system.mem ctrls.wrQLenPdf::61
# What write queue length does an incoming reg see
system.mem_ctrls.wrQLenPdf::62
                                                     0
# What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63
                                                     0
# What write queue length does an incoming req see
system.mem ctrls.bytesPerActivate::samples
                                                     208
# Bytes accessed per row activation
                                           294,769231
system.mem ctrls.bytesPerActivate::mean
# Bytes accessed per row activation
                                           182.162734
system.mem_ctrls.bytesPerActivate::gmean
# Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev
                                           304.820189
# Bytes accessed per row activation
                                                   73
system.mem_ctrls.bytesPerActivate::0-127
                                                           35.10%
35.10% # Bytes accessed per row activation
                                                      54
system.mem_ctrls.bytesPerActivate::128-255
                                                             25.96%
61.06% # Bytes accessed per row activation
                                                      23
system.mem_ctrls.bytesPerActivate::256-383
                                                             11.06%
72.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511
                                                      16
                                                              7.69%
79.81% # Bytes accessed per row activation
                                                      11
                                                              5.29%
system.mem_ctrls.bytesPerActivate::512-639
85.10% # Bytes accessed per row activation
                                                              2.88%
system.mem_ctrls.bytesPerActivate::640-767
                                                       6
87.98% # Bytes accessed per row activation
                                                       2
system.mem ctrls.bytesPerActivate::768-895
                                                              0.96%
```

88.94% # Bytes accessed per row activation system.mem_ctrls.bytesPerActivate::896-1023		3	1.44%
90.38% # Bytes accessed per row activation			
<pre>system.mem_ctrls.bytesPerActivate::1024-1151 100.00% # Bytes accessed per row activation</pre>		20	9.62%
system.mem_ctrls.bytesPerActivate::total	208		
<pre># Bytes accessed per row activation system.mem_ctrls.totQLat</pre>	9247500		
<pre># Total ticks spent queuing system.mem_ctrls.totMemAccLat</pre>	27922500		
# Total ticks spent from burst creation until		hv the	DRAM
system.mem_ctrls.totBusLat	4980000	by the	DIVUI
# Total ticks spent in databus transfers			
system.mem_ctrls.avgQLat	9284.64		
# Average queueing delay per DRAM burst			
system.mem_ctrls.avgBusLat	5000.00		
# Average bus latency per DRAM burst			
system.mem_ctrls.avgMemAccLat	28034.64		
# Average memory access latency per DRAM burs			
<pre>system.mem_ctrls.avgRdBW # Average DRAM read bandwidth in MiByte/s</pre>	1424.43		
system.mem_ctrls.avgWrBW	0.00		
# Average achieved write bandwidth in MiByte			
system.mem_ctrls.avgRdBWSys	1430.15		
# Average system read bandwidth in MiByte/s			
system.mem_ctrls.avgWrBWSys	7.15		
<pre># Average system write bandwidth in MiByte/s</pre>			
system.mem_ctrls.peakBW	12800.00		
# Theoretical peak bandwidth in MiByte/s	11 12		
system.mem_ctrls.busUtil	11.13		
<pre># Data bus utilization in percentage system.mem_ctrls.busUtilRead</pre>	11.13		
# Data bus utilization in percentage for read			
system.mem_ctrls.busUtilWrite	0.00		
# Data bus utilization in percentage for writ			
system.mem_ctrls.avgRdQLen	1.55		
# Average read queue length when enqueuing			
system.mem_ctrls.avgWrQLen	1.03		
# Average write queue length when enqueuing	777		
system.mem_ctrls.readRowHits	777		
<pre># Number of row buffer hits during reads system.mem_ctrls.writeRowHits</pre>	0		
# Number of row buffer hits during writes	v		
system.mem_ctrls.readRowHitRate	78.01		
# Row buffer hit rate for reads			
<pre>system.mem_ctrls.writeRowHitRate</pre>	0.00		
# Row buffer hit rate for writes			
system.mem_ctrls.avgGap	44525.37		
# Average gap between requests	77 70		
system.mem_ctrls.pageHitRate	77.70		
<pre># Row buffer hit rate, read and write combine system.mem_ctrls_0.actEnergy</pre>	ea 1194480		
# Energy for activate commands per rank (pJ)	1134400		
system.mem_ctrls_0.preEnergy	651750		
, , , , , , , , , , , , , , , , , , , ,			

```
# Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy
                                               5678400
# Energy for read commands per rank (pJ)
system.mem ctrls 0.writeEnergy
                                                     0
# Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy
                                               2542800
# Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy
                                              26721315
# Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy
                                                 75000
# Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy
                                              36863745
# Total energy per rank (pJ)
                                            940.611616
system.mem_ctrls_0.averagePower
# Core power per rank (mW)
system.mem ctrls 0.memoryStateTime::IDLE
                                                   500
# Time in different power states
system.mem ctrls 0.memoryStateTime::REF
                                               1300000
# Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN
                                                        0
# Time in different power states
system.mem ctrls 0.memoryStateTime::ACT
                                              37904500
# Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN
# Time in different power states
system.mem_ctrls_1.actEnergy
                                                226800
# Energy for activate commands per rank (pJ)
system.mem ctrls 1.preEnergy
                                                123750
# Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy
                                               1099800
# Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy
                                                     0
# Energy for write commands per rank (pJ)
system.mem ctrls 1.refreshEnergy
                                               2542800
# Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy
                                              22095765
# Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy
                                               4132500
# Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy
                                              30221415
# Total energy per rank (pJ)
system.mem_ctrls_1.averagePower
                                            771.126591
# Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE
                                               6877000
# Time in different power states
system.mem_ctrls_1.memoryStateTime::REF
                                               1300000
# Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN
                                                        0
# Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT
                                              31157500
# Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN
                                                        0
# Time in different power states
                                                  7732
system.cpu0.branchPred.lookups
```

```
# Number of BP lookups
system.cpu0.branchPred.condPredicted
                                                 5565
# Number of conditional branches predicted
                                                  1237
system.cpu0.branchPred.condIncorrect
# Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups
                                                  2519
# Number of BTB lookups
system.cpu0.branchPred.BTBHits
                                                  1780
# Number of BTB hits
system.cpu0.branchPred.BTBCorrect
                                                     0
# Number of correct BTB predictions (this stat may not work
properly.
system.cpu0.branchPred.BTBHitPct
                                            70.662961
# BTB Hit Percentage
system.cpu0.branchPred.usedRAS
                                                   734
# Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect
# Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage
                                                     1
# Voltage in Volts
system.cpu_clk_domain.clock
                                                   500
# Clock period in ticks
system.cpu0.dstage2 mmu.stage2 tlb.walker.walks
                                                            0
# Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequest0rigin_Requeste
                                           # Table walker requests
started/completed, data/inst
system.cpu0.dstage2 mmu.stage2 tlb.walker.walkRequestOrigin Requeste
                                           # Table walker requests
d::Inst
started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequest0rigin_Requeste
d::total
                                            # Table walker requests
started/completed, data/inst
system.cpu0.dstage2 mmu.stage2 tlb.walker.walkRequestOrigin Complete
d::Data
                                           # Table walker requests
started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequest0rigin_Complete
d::Inst
                                           # Table walker requests
started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequest0rigin_Complete
d::total
                                            # Table walker requests
started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequest0rigin::total
                        # Table walker requests started/completed,
data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits
                                                         0
# ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses
                                                           0
# ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits
                                                         0
# DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses
                                                           0
# DTB read misses
system.cpu0.dstage2 mmu.stage2 tlb.write hits
                                                          0
```

```
# DTB write hits
                                                            0
system.cpu0.dstage2_mmu.stage2_tlb.write_misses
# DTB write misses
system.cpu0.dstage2 mmu.stage2 tlb.flush tlb
                                                         0
# Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva
                                                             0
# Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid
                                                                  0
# Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid
                                                              0
# Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries
                                                             0
# Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults
                                                            0
# Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults
                                                               0
# Number of TLB faults due to prefetch
system.cpu0.dstage2 mmu.stage2 tlb.domain faults
                                                             0
# Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults
                                                            0
# Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses
                                                             0
# DTB read accesses
system.cpu0.dstage2 mmu.stage2 tlb.write accesses
                                                              0
# DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses
                                                             0
# ITB inst accesses
system.cpu0.dstage2 mmu.stage2 tlb.hits
                                                     0
# DTB hits
system.cpu0.dstage2 mmu.stage2 tlb.misses
                                                      0
# DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses
                                                        0
# DTB accesses
system.cpu0.dtb.walker.walks
                                                     0
# Table walker walks requested
system.cpu0.dtb.walker.walkRequestOrigin Requested::Data
                        # Table walker requests started/completed,
data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst
                        # Table walker requests started/completed,
data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total
                        # Table walker requests started/completed,
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data
                        # Table walker requests started/completed,
data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst
                        # Table walker requests started/completed,
data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total
                        # Table walker requests started/completed,
data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total
```

```
# Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits
# ITB inst hits
system.cpu0.dtb.inst misses
                                                     0
# ITB inst misses
system.cpu0.dtb.read hits
                                                     0
# DTB read hits
system.cpu0.dtb.read_misses
                                                     0
# DTB read misses
                                                     0
system.cpu0.dtb.write_hits
# DTB write hits
system.cpu0.dtb.write_misses
# DTB write misses
system.cpu0.dtb.flush_tlb
                                                     0
# Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva
                                                     0
# Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid
# Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid
# Number of times TLB was flushed by ASID
system.cpu0.dtb.flush entries
# Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults
# Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults
# Number of TLB faults due to prefetch
system.cpu0.dtb.domain faults
# Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults
# Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses
# DTB read accesses
system.cpu0.dtb.write accesses
                                                     0
# DTB write accesses
system.cpu0.dtb.inst_accesses
                                                     0
# ITB inst accesses
system.cpu0.dtb.hits
                                                     0
# DTB hits
system.cpu0.dtb.misses
                                                     0
# DTB misses
system.cpu0.dtb.accesses
# DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.walks
                                                            0
# Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequest0rigin_Requeste
d::Data
                                           # Table walker requests
started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequest0rigin_Requeste
d::Inst
                                            # Table walker requests
started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequest0rigin_Requeste
                                            # Table walker requests
d::total
started/completed, data/inst
```

```
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequest0rigin_Complete
d::Data
                                           # Table walker requests
started/completed, data/inst
system.cpu0.istage2 mmu.stage2 tlb.walker.walkRequestOrigin Complete
                                           # Table walker requests
started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequest0rigin_Complete
                                            # Table walker requests
d::total
started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequest0rigin::total
                        # Table walker requests started/completed,
data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits
# ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses
                                                           0
# ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits
                                                         0
# DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses
                                                           0
# DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits
                                                          0
# DTB write hits
system.cpu0.istage2 mmu.stage2 tlb.write misses
                                                            0
# DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb
                                                         0
# Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva
                                                             0
# Number of times TLB was flushed by MVA
                                                                  0
system.cpu0.istage2 mmu.stage2 tlb.flush tlb mva asid
# Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2 mmu.stage2 tlb.flush tlb asid
                                                              0
# Number of times TLB was flushed by ASID
system.cpu0.istage2 mmu.stage2 tlb.flush entries
                                                             0
# Number of entries that have been flushed from TLB
system.cpu0.istage2 mmu.stage2 tlb.align faults
                                                            0
# Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults
                                                               0
# Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults
                                                             0
# Number of TLB faults due to domain restrictions
system.cpu0.istage2 mmu.stage2 tlb.perms faults
                                                            0
# Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses
                                                             0
# DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses
                                                              0
# DTB write accesses
                                                             0
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses
# ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits
                                                     0
# DTB hits
                                                      0
system.cpu0.istage2_mmu.stage2_tlb.misses
# DTB misses
system.cpu0.istage2 mmu.stage2 tlb.accesses
# DTB accesses
```

```
0
system.cpu0.itb.walker.walks
# Table walker walks requested
system.cpu0.itb.walker.walkRequestOrigin Requested::Data
                        # Table walker requests started/completed,
data/inst
system.cpu0.itb.walker.walkRequestOrigin Requested::Inst
                        # Table walker requests started/completed,
data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total
                        # Table walker requests started/completed,
data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data
                        # Table walker requests started/completed,
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst
                        # Table walker requests started/completed,
data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total
                        # Table walker requests started/completed,
data/inst
system.cpu0.itb.walker.walkRequestOrigin::total
                                                            0
# Table walker requests started/completed, data/inst
system.cpu0.itb.inst hits
# ITB inst hits
system.cpu0.itb.inst_misses
                                                     0
# ITB inst misses
system.cpu0.itb.read_hits
                                                     0
# DTB read hits
system.cpu0.itb.read misses
                                                     0
# DTB read misses
system.cpu0.itb.write hits
                                                     0
# DTB write hits
system.cpu0.itb.write misses
                                                     0
# DTB write misses
system.cpu0.itb.flush tlb
# Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva
                                                     0
# Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid
# Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush tlb asid
                                                     0
# Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries
# Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults
# Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults
# Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults
                                                     0
# Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults
# Number of TLB faults due to permissions restrictions
system.cpu0.itb.read accesses
# DTB read accesses
```

```
0
system.cpu0.itb.write accesses
# DTB write accesses
system.cpu0.itb.inst accesses
                                                     0
# ITB inst accesses
system.cpu0.itb.hits
# DTB hits
system.cpu0.itb.misses
                                                     0
# DTB misses
system.cpu0.itb.accesses
# DTB accesses
system.cpu0.workload.num_syscalls
                                                    32
# Number of system calls
system.cpu0.numCycles
                                                 89502
# number of cpu cycles simulated
system.cpu0.numWorkItemsStarted
                                                     0
# number of work items this cpu started
system.cpu0.numWorkItemsCompleted
                                                     0
# number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles
                                                 14664
# Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts
                                                 41973
# Number of instructions fetch has processed
system.cpu0.fetch.Branches
                                                  7732
# Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches
                                                  2514
# Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles
                                                 34731
# Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles
                                                  2533
# Number of cycles fetch has spent squashing
                                                   524
system.cpu0.fetch.MiscStallCycles
# Number of cycles fetch has spent waiting on interrupts, or bad
addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles
                                                   108
# Number of stall cycles due to pending traps
system.cpu0.fetch.IcacheWaitRetryStallCycles
                                                       432
# Number of stall cycles due to full MSHR
system.cpu0.fetch.CacheLines
                                                 13265
# Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes
                                                   360
# Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples
                                                 51725
# Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean
                                              0.960445
# Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev
                                              1.243598
# Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows
                                                            0.00%
0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0
                                                 28810
                                                           55.70%
55.70% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1
                                                           16.24%
                                                  8401
71.94% # Number of instructions fetched each cycle (Total)
                                                            4.38%
system.cpu0.fetch.rateDist::2
                                                  2264
```

```
76.32% # Number of instructions fetched each cycle (Total)
                                                           23.68%
system.cpu0.fetch.rateDist::3
                                                 12250
100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows
                                                            0.00%
100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min value
# Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value
# Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total
                                                 51725
# Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate
                                              0.086389
# Number of branch fetches per cycle
system.cpu0.fetch.rate
                                              0.468962
# Number of inst fetches per cycle
system.cpu0.decode.IdleCycles
                                                 13579
# Number of cycles decode is idle
system.cpu0.decode.BlockedCycles
                                                 17425
# Number of cycles decode is blocked
system.cpu0.decode.RunCycles
                                                 19088
# Number of cycles decode is running
system.cpu0.decode.UnblockCycles
                                                   687
# Number of cycles decode is unblocking
                                                   946
system.cpu0.decode.SquashCycles
# Number of cycles decode is squashing
system.cpu0.decode.BranchResolved
                                                   862
# Number of times decode resolved a branch
system.cpu0.decode.BranchMispred
                                                   338
# Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts
                                                 40630
# Number of instructions handled by decode
system.cpu0.decode.SquashedInsts
                                                  4216
# Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles
                                                   946
# Number of cycles rename is squashing
system.cpu0.rename.IdleCycles
                                                 16681
# Number of cycles rename is idle
system.cpu0.rename.BlockCycles
                                                  2494
# Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles
                                                  5546
# count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles
                                                 16638
# Number of cycles rename is running
system.cpu0.rename.UnblockCycles
                                                  9420
# Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts
                                                 37466
# Number of instructions processed by rename
system.cpu0.rename.SquashedInsts
                                                  1491
# Number of squashed instructions processed by rename
system.cpu0.rename.ROBFullEvents
# Number of times rename has blocked due to ROB full
system.cpu0.rename.IQFullEvents
# Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents
```

```
# Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents
# Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands
                                                 42513
# Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups
                                                177222
# Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups
                                                47673
# Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups
                                                   22
# Number of floating rename lookups
system.cpu0.rename.CommittedMaps
                                                 31776
# Number of HB maps that are committed
system.cpu0.rename.UndoneMaps
                                                 10737
# Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts
                                                   101
# count of serializing insts renamed
                                                   99
system.cpu0.rename.tempSerializingInsts
# count of temporary serializing insts renamed
system.cpu0.rename.skidInsts
                                                  1783
# count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads
                                                  6174
# Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores
# Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads
# Number of conflicting loads.
system.cpu0.memDep0.conflictingStores
                                                   103
# Number of conflicting stores.
system.cpu0.iq.iqInstsAdded
                                                35756
# Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded
                                                   234
# Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued
                                                 32694
# Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued
                                                   431
# Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined
                                                  8345
# Number of squashed instructions iterated over during squash;
mainly for profiling
system.cpu0.ig.igSquashedOperandsExamined
# Number of squashed operands that are examined and possibly removed
from graph
system.cpu0.iq.iqSquashedNonSpecRemoved
# Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples
                                                 51725
# Number of insts issued each cycle
system.cpu0.iq.issued per cycle::mean
                                             0.632073
# Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev
                                             1.003580
# Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows
                                                        0
                                                               0.00%
0.00% # Number of insts issued each cycle
                                                           66.22%
                                                 34253
system.cpu0.iq.issued_per_cycle::0
```

66.22% # Number of insts issued each cycle system.cpu0.iq.issued_per_cycle::1	6748	13.05%
79.27% # Number of insts issued each cycle	0740	13.03%
<pre>system.cpu0.iq.issued_per_cycle::2</pre>	6536	12.64%
91.90% # Number of insts issued each cycle system.cpu0.iq.issued_per_cycle::3	3881	7.50%
99.41% # Number of insts issued each cycle	3001	7.50%
<pre>system.cpu0.iq.issued_per_cycle::4</pre>	304	0.59%
99.99% # Number of insts issued each cycle system.cpu0.iq.issued_per_cycle::5	3	0.01%
100.00% # Number of insts issued each cycle	5	0.01.0
system.cpu0.iq.issued_per_cycle::6	0	0.00%
100.00% # Number of insts issued each cycle	0	a aa _°
<pre>system.cpu0.iq.issued_per_cycle::7 100.00% # Number of insts issued each cycle</pre>	U	0.00%
system.cpu0.iq.issued_per_cycle::8	0	0.00%
100.00% # Number of insts issued each cycle		
<pre>system.cpu0.iq.issued_per_cycle::overflows 100.00% # Number of insts issued each cycle</pre>		0 0.00%
system.cpu0.iq.issued_per_cycle::min_value		0
# Number of insts issued each cycle		
system.cpu0.iq.issued_per_cycle::max_value		5
<pre># Number of insts issued each cycle system.cpu0.iq.issued_per_cycle::total</pre>	51725	
# Number of insts issued each cycle	0 = 7 = 0	
system.cpu0.iq.fu_full::No_OpClass	0	0.00%
<pre>0.00% # attempts to use FU when none available system.cpu0.iq.fu_full::IntAlu</pre>	2338	35.39%
35.39% # attempts to use FU when none available		331334
system.cpu0.iq.fu_full::IntMult	47	0.71%
36.10% # attempts to use FU when none available system.cpu0.iq.fu_full::IntDiv	0	0.00%
36.10% # attempts to use FU when none available		0.00%
system.cpu0.iq.fu_full::FloatAdd	0	0.00%
36.10% # attempts to use FU when none available		0.000
<pre>system.cpu0.iq.fu_full::FloatCmp 36.10% # attempts to use FU when none available</pre>	0	0.00%
system.cpu0.iq.fu_full::FloatCvt	0	0.00%
36.10% # attempts to use FU when none available		
<pre>system.cpu0.iq.fu_full::FloatMult 36.10% # attempts to use FU when none available</pre>	0	0.00%
system.cpu0.iq.fu_full::FloatDiv	0	0.00%
36.10% # attempts to use FU when none available		
system.cpu0.iq.fu_full::FloatSqrt	0	0.00%
36.10% # attempts to use FU when none available system.cpu0.iq.fu_full::SimdAdd	0	0.00%
36.10% # attempts to use FU when none available		
system.cpu0.iq.fu_full::SimdAddAcc	0	0.00%
36.10% # attempts to use FU when none available system.cpu0.iq.fu_full::SimdAlu	0	0.00%
36.10% # attempts to use FU when none available		0.000
<pre>system.cpu0.iq.fu_full::SimdCmp</pre>	0	0.00%
36.10% # attempts to use FU when none available system.cpu0.iq.fu_full::SimdCvt	0	0.00%
system cpubity iu_lutti.simutvt	V	บ. ฃฃ๖

26 100 # attancts to File has made available		
36.10% # attempts to use FU when none available system.cpu0.iq.fu_full::SimdMisc	0	0.00%
36.10% # attempts to use FU when none available system.cpu0.iq.fu_full::SimdMult	0	0.00%
36.10% # attempts to use FU when none available system.cpu0.iq.fu_full::SimdMultAcc	0	0.00%
36.10% # attempts to use FU when none available system.cpu0.iq.fu_full::SimdShift	0	0.00%
36.10% # attempts to use FU when none available system.cpu0.iq.fu_full::SimdShiftAcc	0	0.00%
36.10% # attempts to use FU when none available system.cpu0.iq.fu_full::SimdSqrt	0	0.00%
36.10% # attempts to use FU when none available system.cpu0.iq.fu_full::SimdFloatAdd	0	0.00%
36.10% # attempts to use FU when none available system.cpu0.iq.fu_full::SimdFloatAlu	0	0.00%
36.10% # attempts to use FU when none available system.cpu0.iq.fu_full::SimdFloatCmp	0	0.00%
36.10% # attempts to use FU when none available system.cpu0.iq.fu_full::SimdFloatCvt	0	0.00%
36.10% # attempts to use FU when none available system.cpu0.iq.fu_full::SimdFloatDiv	0	0.00%
36.10% # attempts to use FU when none available system.cpu0.iq.fu_full::SimdFloatMisc	0	0.00%
36.10% # attempts to use FU when none available system.cpu0.iq.fu_full::SimdFloatMult	0	0.00%
36.10% # attempts to use FU when none available system.cpu0.iq.fu_full::SimdFloatMultAcc	0	0.00%
36.10% # attempts to use FU when none available system.cpu0.iq.fu_full::SimdFloatSqrt	0	0.00%
36.10% # attempts to use FU when none available	1751	
system.cpu0.iq.fu_full::MemRead 62.60% # attempts to use FU when none available		26.50%
system.cpu0.iq.fu_full::MemWrite 100.00% # attempts to use FU when none available	2471	37.40%
<pre>system.cpu0.iq.fu_full::IprAccess 100.00% # attempts to use FU when none available</pre>	0	0.00%
<pre>system.cpu0.iq.fu_full::InstPrefetch 100.00% # attempts to use FU when none available</pre>	0	0.00%
<pre>system.cpu0.iq.FU_type_0::No_0pClass 0.00% # Type of FU issued</pre>	0	0.00%
<pre>system.cpu0.iq.FU_type_0::IntAlu 64.53% # Type of FU issued</pre>	21096	64.53%
<pre>system.cpu0.iq.FU_type_0::IntMult 67.34% # Type of FU issued</pre>	920	2.81%
<pre>system.cpu0.iq.FU_type_0::IntDiv 67.34% # Type of FU issued</pre>	0	0.00%
system.cpu0.iq.FU_type_0::FloatAdd 67.34% # Type of FU issued	0	0.00%
<pre>system.cpu0.iq.FU_type_0::FloatCmp 67.34% # Type of FU issued</pre>	0	0.00%
system.cpu0.iq.FU_type_0::FloatCvt 67.34% # Type of FU issued	0	0.00%
system.cpu0.iq.FU_type_0::FloatMult	0	0.00%

67.34% # Type of FU issued			
system.cpu0.iq.FU_type_0::FloatDiv	0	0.00%	
67.34% # Type of FU issued			
system.cpu0.iq.FU_type_0::FloatSqrt	0	0.00%	
67.34% # Type of FU issued	a	0 000	
<pre>system.cpu0.iq.FU_type_0::SimdAdd 67.34% # Type of FU issued</pre>	0	0.00%	
system.cpu0.iq.FU_type_0::SimdAddAcc	0	0.00%	
67.34% # Type of FU issued	•		
system.cpu0.iq.FU_type_0::SimdAlu	0	0.00%	
67.34% # Type of FU issued	_		
system.cpu0.iq.FU_type_0::SimdCmp	0	0.00%	
67.34% # Type of FU issued system.cpu0.iq.FU_type_0::SimdCvt	0	0.00%	
67.34% # Type of FU issued	V	0.00%	
system.cpu0.iq.FU_type_0::SimdMisc	0	0.00%	
67.34% # Type of FU issued			
system.cpu0.iq.FU_type_0::SimdMult	0	0.00%	
67.34% # Type of FU issued	•	0.000	
system.cpu0.iq.FU_type_0::SimdMultAcc	0	0.00%	
67.34% # Type of FU issued system.cpu0.iq.FU_type_0::SimdShift	0	0.00%	
67.34% # Type of FU issued	O .	0.000	
system.cpu0.iq.FU_type_0::SimdShiftAcc	0	0.00%	
67.34% # Type of FU issued			
<pre>system.cpu0.iq.FU_type_0::SimdSqrt</pre>	0	0.00%	
67.34% # Type of FU issued	0	0.000	
<pre>system.cpu0.iq.FU_type_0::SimdFloatAdd 67.34% # Type of FU issued</pre>	0	0.00%	
system.cpu0.iq.FU_type_0::SimdFloatAlu	0	0.00%	
67.34% # Type of FU issued	ŭ	01000	
<pre>system.cpu0.iq.FU_type_0::SimdFloatCmp</pre>	0	0.00%	
67.34% # Type of FU issued			
<pre>system.cpu0.iq.FU_type_0::SimdFloatCvt</pre>	0	0.00%	
67.34% # Type of FU issued	a	0 000	
<pre>system.cpu0.iq.FU_type_0::SimdFloatDiv 67.34% # Type of FU issued</pre>	0	0.00%	
system.cpu0.iq.FU_type_0::SimdFloatMisc	3	0.01%	
67.35% # Type of FU issued	_		
system.cpu0.iq.FU_type_0::SimdFloatMult	0	0.00%	
67.35% # Type of FU issued	_		
system.cpu0.iq.FU_type_0::SimdFloatMultAcc	0	0.00%	
67.35% # Type of FU issued system.cpu0.iq.FU_type_0::SimdFloatSqrt	0	0.00%	
67.35% # Type of FU issued	V	0.00%	
system.cpu0.iq.FU_type_0::MemRead	5785	17.69%	
85.04% # Type of FU issued			
system.cpu0.iq.FU_type_0::MemWrite	4890	14.96%	
100.00% # Type of FU issued	•	0.000	
system.cpu0.iq.FU_type_0::IprAccess	0	0.00%	
<pre>100.00% # Type of FU issued system.cpu0.iq.FU_type_0::InstPrefetch</pre>	0	0.00%	
100.00% # Type of FU issued	ð	0100.0	
system.cpu0.iq.FU_type_0::total	32694		

```
# Type of FU issued
system.cpu0.iq.rate
                                             0.365288
# Inst issue rate
system.cpu0.iq.fu busy cnt
                                                  6607
# FU busy when requested
                                              0.202086
system.cpu0.iq.fu_busy_rate
# FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads
                                                124074
# Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes
                                                 44323
# Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses
                                                      30802
# Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads
                                                    77
# Number of floating instruction queue reads
                                                    28
system.cpu0.iq.fp inst queue writes
# Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses
                                                        28
# Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses
                                                 39252
# Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses
                                                    49
# Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads
                                                    46
# Number of loads that had data forwarded from stores
system.cpu0.iew.lsg.thread0.invAddrLoads
# Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads
                                                   1821
# Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses
# Number of memory responses ignored because the instruction is
squashed
system.cpu0.iew.lsq.thread0.memOrderViolation
                                                         17
# Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores
                                                     940
# Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs
# Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads
# Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsg.thread0.rescheduledLoads
                                                        11
# Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked
                                                   110
# Number of times an access to memory failed due to the cache being
blocked
                                                     0
system.cpu0.iew.iewIdleCycles
# Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles
                                                   946
# Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles
                                                   580
# Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles
                                                   454
# Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts
                                                 36005
```

```
# Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts
# Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts
                                                  6174
# Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts
                                                  5380
# Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts
                                                    97
# Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents
# Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents
# Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents
                                                    17
# Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect
                                                    37
# Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect
# Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts
                                                   977
# Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts
# Number of executed instructions
system.cpu0.iew.iewExecLoadInsts
                                                  5335
# Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts
                                                  1318
# Number of squashed instructions skipped in execute
system.cpu0.iew.exec swp
# number of swp insts executed
system.cpu0.iew.exec_nop
                                                    15
# number of nop insts executed
system.cpu0.iew.exec_refs
                                                 10045
# number of memory reference insts executed
system.cpu0.iew.exec branches
                                                  4568
# Number of branches executed
system.cpu0.iew.exec stores
                                                  4710
# Number of stores executed
system.cpu0.iew.exec_rate
                                              0.350562
# Inst execution rate
system.cpu0.iew.wb_sent
                                                 30959
# cumulative count of insts sent to commit
system.cpu0.iew.wb_count
                                                 30830
# cumulative count of insts written-back
system.cpu0.iew.wb_producers
                                                 15784
# num instructions producing a value
system.cpu0.iew.wb_consumers
                                                 28612
# num instructions consuming a value
system.cpu0.iew.wb penalized
# number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb rate
                                              0.344462
# insts written-back per cycle
                                              0.551657
system.cpu0.iew.wb_fanout
# average fanout of values written-back
system.cpu0.iew.wb penalized rate
                                                     0
```

```
# fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitSquashedInsts
# The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls
                                                   188
# The number of times commit has been forced to stall to communicate
backwards
                                                   917
system.cpu0.commit.branchMispredicts
# The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples
                                                        50302
# Number of insts committed each cycle
system.cpu0.commit.committed_per_cycle::mean
                                                  0.549581
# Number of insts committed each cycle
system.cpu0.commit.committed_per_cycle::stdev
                                                   1.288828
# Number of insts committed each cycle
system.cpu0.commit.committed_per_cycle::underflows
                                                               0
           0.00% # Number of insts committed each cycle
0.00%
system.cpu0.commit.committed_per_cycle::0
                                                  37636
                                                            74.82%
74.82% # Number of insts committed each cycle
system.cpu0.commit.committed_per_cycle::1
                                                   6586
                                                            13.09%
87.91% # Number of insts committed each cycle
system.cpu0.commit.committed_per_cycle::2
                                                   2588
                                                             5.14%
93.06% # Number of insts committed each cycle
system.cpu0.commit.committed per cycle::3
                                                   1332
                                                             2.65%
95.71% # Number of insts committed each cycle
system.cpu0.commit.committed_per_cycle::4
                                                    676
                                                             1.34%
97.05% # Number of insts committed each cycle
system.cpu0.commit.committed_per_cycle::5
                                                    598
                                                             1.19%
98.24% # Number of insts committed each cycle
                                                    388
                                                             0.77%
system.cpu0.commit.committed per cycle::6
99.01% # Number of insts committed each cycle
                                                             0.24%
system.cpu0.commit.committed per cycle::7
                                                    119
99.25% # Number of insts committed each cycle
                                                             0.75%
system.cpu0.commit.committed_per_cycle::8
                                                    379
100.00% # Number of insts committed each cycle
system.cpu0.commit.committed_per_cycle::overflows
                                                              0
         100.00% # Number of insts committed each cycle
0.00%
system.cpu0.commit.committed_per_cycle::min_value
                                                              0
# Number of insts committed each cycle
                                                              8
system.cpu0.commit.committed_per_cycle::max_value
# Number of insts committed each cycle
system.cpu0.commit.committed per cycle::total
                                                      50302
# Number of insts committed each cycle
system.cpu0.commit.committedInsts
                                                 23417
# Number of instructions committed
system.cpu0.commit.committedOps
                                                 27645
# Number of ops (including micro ops) committed
                                                     0
system.cpu0.commit.swp_count
# Number of s/w prefetches committed
system.cpu0.commit.refs
                                                  8793
# Number of memory references committed
                                                  4353
system.cpu0.commit.loads
# Number of loads committed
system.cpu0.commit.membars
                                                   115
# Number of memory barriers committed
```

system.cpu0.commit.branches	4010	
# Number of branches committed	20	
system.cpu0.commit.fp_insts	28	
# Number of committed floating point instructio	24130	
<pre>system.cpu0.commit.int_insts # Number of committed integer instructions.</pre>	24130	
system.cpu0.commit.function_calls	287	
# Number of function calls committed.	207	
system.cpu0.commit.op_class_0::No_OpClass	0	0.00%
0.00% # Class of committed instruction	V	0.00%
system.cpu0.commit.op_class_0::IntAlu	17931	64.86%
64.86% # Class of committed instruction	17931	041000
system.cpu0.commit.op_class_0::IntMult	918	3.32%
68.18% # Class of committed instruction	310	3132 0
system.cpu0.commit.op_class_0::IntDiv	0	0.00%
68.18% # Class of committed instruction	Ü	01000
system.cpu0.commit.op_class_0::FloatAdd	0	0.00%
68.18% # Class of committed instruction	Ū	01000
system.cpu0.commit.op_class_0::FloatCmp	0	0.00%
68.18% # Class of committed instruction	Ū	01000
system.cpu0.commit.op_class_0::FloatCvt	0	0.00%
68.18% # Class of committed instruction	O	01000
system.cpu0.commit.op_class_0::FloatMult	0	0.00%
68.18% # Class of committed instruction	v	0.000
system.cpu0.commit.op_class_0::FloatDiv	0	0.00%
68.18% # Class of committed instruction	O	01000
system.cpu0.commit.op_class_0::FloatSqrt	0	0.00%
68.18% # Class of committed instruction	O	01000
system.cpu0.commit.op_class_0::SimdAdd	0	0.00%
68.18% # Class of committed instruction	O	01000
system.cpu0.commit.op_class_0::SimdAddAcc	0	0.00%
68.18% # Class of committed instruction	Ū	01000
system.cpu0.commit.op_class_0::SimdAlu	0	0.00%
68.18% # Class of committed instruction	Ū	01000
system.cpu0.commit.op_class_0::SimdCmp	0	0.00%
68.18% # Class of committed instruction	Ū	01000
system.cpu0.commit.op_class_0::SimdCvt	0	0.00%
68.18% # Class of committed instruction	Ū	01000
system.cpu0.commit.op_class_0::SimdMisc	0	0.00%
68.18% # Class of committed instruction	Ū	01000
system.cpu0.commit.op_class_0::SimdMult	0	0.00%
68.18% # Class of committed instruction	ŭ	0.000
system.cpu0.commit.op_class_0::SimdMultAcc	0	0.00%
68.18% # Class of committed instruction	Ū	01000
system.cpu0.commit.op_class_0::SimdShift	0	0.00%
68.18% # Class of committed instruction	ŭ	0.000
system.cpu0.commit.op_class_0::SimdShiftAcc	0	0.00%
68.18% # Class of committed instruction	· ·	0.000
system.cpu0.commit.op_class_0::SimdSqrt	0	0.00%
68.18% # Class of committed instruction	J	
system.cpu0.commit.op_class_0::SimdFloatAdd	0	0.00%
68.18% # Class of committed instruction	_	
system.cpu0.commit.op_class_0::SimdFloatAlu	0	0.00%
68.18% # Class of committed instruction		

<pre>system.cpu0.commit.op_class_0::SimdFloatCmp 68.18% # Class of committed instruction</pre>		0	0.00%
system.cpu0.commit.op_class_0::SimdFloatCvt 68.18% # Class of committed instruction		0	0.00%
system.cpu0.commit.op_class_0::SimdFloatDiv		0	0.00%
68.18% # Class of committed instruction		_	0.040
<pre>system.cpu0.commit.op_class_0::SimdFloatMisc 68.19% # Class of committed instruction</pre>		3	0.01%
system.cpu0.commit.op_class_0::SimdFloatMult		0	0.00%
68.19% # Class of committed instruction		Ü	01000
<pre>system.cpu0.commit.op_class_0::SimdFloatMultAcc</pre>		0	
0.00% 68.19% # Class of committed instruction	on	•	0.000
<pre>system.cpu0.commit.op_class_0::SimdFloatSqrt 68.19% # Class of committed instruction</pre>		0	0.00%
system.cpu0.commit.op_class_0::MemRead	4353	15	.75%
83.94% # Class of committed instruction	7333	13	1750
system.cpu0.commit.op_class_0::MemWrite	4440	16	.06%
100.00% # Class of committed instruction			
system.cpu0.commit.op_class_0::IprAccess	0	0	.00%
100.00% # Class of committed instruction		_	
system.cpu0.commit.op_class_0::InstPrefetch		0	0.00%
100.00% # Class of committed instruction	27645		
<pre>system.cpu0.commit.op_class_0::total # Class of committed instruction</pre>	27043		
system.cpu0.commit.bw_lim_events	379		
# number cycles where commit BW limit reached			
system.cpu0.rob.rob_reads	84330		
# The number of ROB reads			
system.cpu0.rob.rob_writes	70685		
# The number of ROB writes	454		
<pre>system.cpu0.timesIdled # Number of times that the entire CPU went into</pre>		A ctat	e and
unscheduled itself	an iu c	.c stat	.c and
system.cpu0.idleCycles	37777		
# Total number of cycles that the CPU has spent	unsche	duled	due to
idling			
system.cpu0.committedInsts	23417		
<pre># Number of Instructions Simulated system.cpu0.committedOps</pre>	27645		
# Number of Ops (including micro ops) Simulated	27043		
· · · · · · · · · · · · · · · · · · ·	322095		
# CPI: Cycles Per Instruction			
	322095		
# CPI: Total CPI of All Threads			
	261637		
<pre># IPC: Instructions Per Cycle system.cpu0.ipc_total 0.3</pre>	261637		
# IPC: Total IPC of All Threads	201037		
system.cpu0.int_regfile_reads	37950		
# number of integer regfile reads			
system.cpu0.int_regfile_writes	18888		
# number of integer regfile writes	400		
system.cpu0.fp_regfile_reads	182		
# number of floating regfile reads			

```
6
system.cpu0.fp regfile writes
# number of floating regfile writes
system.cpu0.cc regfile reads
                                               108877
# number of cc regfile reads
system.cpu0.cc_regfile_writes
                                                16230
# number of cc regfile writes
                                                11209
system.cpu0.misc regfile reads
# number of misc regfile reads
system.cpu0.misc_regfile_writes
                                                  114
# number of misc regfile writes
system.cpu0.dcache.tags.replacements
                                                   18
# number of replacements
system.cpu0.dcache.tags.tagsinuse
                                           168,671576
# Cycle average of tags in use
system.cpu0.dcache.tags.total_refs
                                                 8315
# Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs
                                                  306
# Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs
                                            27.173203
# Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle
# Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data
                                                168,671576
# Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data
                                                   0.164718
# Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total
                                               0.164718
# Average percentage of cache occupancy
                                                           288
system.cpu0.dcache.tags.occ task id blocks::1024
# Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0
                                                              54
# Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1
                                                             234
# Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024
                                                      0.281250
# Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses
                                                19422
# Number of tag accesses
system.cpu0.dcache.tags.data_accesses
                                                19422
# Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data
                                                   4913
# number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total
                                                 4913
# number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data
                                                    3330
# number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total
                                                 3330
# number of WriteReg hits
                                                        2
system.cpu0.dcache.SoftPFReq_hits::cpu0.data
# number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total
                                                    2
# number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReg hits::cpu0.data
                                                            52
# number of LoadLockedReq hits
```

```
system.cpu0.dcache.LoadLockedReg hits::total
                                                       52
# number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data
                                                           53
# number of StoreCondReg hits
system.cpu0.dcache.StoreCondReg hits::total
                                                       53
# number of StoreCondReg hits
system.cpu0.dcache.demand hits::cpu0.data
                                                  8243
# number of demand (read+write) hits
system.cpu0.dcache.demand hits::total
                                                 8243
# number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data
                                                   8245
# number of overall hits
system.cpu0.dcache.overall_hits::total
                                                 8245
# number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data
                                                       240
# number of ReadReg misses
system.cpu0.dcache.ReadReq_misses::total
                                                  240
# number of ReadReg misses
                                                       959
system.cpu0.dcache.WriteReq_misses::cpu0.data
# number of WriteReq misses
                                                   959
system.cpu0.dcache.WriteReq_misses::total
# number of WriteReg misses
system.cpu0.dcache.LoadLockedReg misses::cpu0.data
                                                               2
# number of LoadLockedReg misses
system.cpu0.dcache.LoadLockedReg misses::total
                                                           2
# number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data
                                                              1
# number of StoreCondReg misses
system.cpu0.dcache.StoreCondReg misses::total
                                                          1
# number of StoreCondReg misses
system.cpu0.dcache.demand misses::cpu0.data
                                                     1199
# number of demand (read+write) misses
                                                 1199
system.cpu0.dcache.demand misses::total
# number of demand (read+write) misses
system.cpu0.dcache.overall misses::cpu0.data
                                                     1199
# number of overall misses
system.cpu0.dcache.overall_misses::total
                                                 1199
# number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data
                                                       14115759
# number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total
                                                   14115759
# number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data
                                                         49947474
# number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total
                                                     49947474
# number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data
                             # number of LoadLockedReg miss cycles
133000
system.cpu0.dcache.LoadLockedReq_miss_latency::total
                                                            133000
# number of LoadLockedReg miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data
                                                                12499
# number of StoreCondReg miss cycles
system.cpu0.dcache.StoreCondReg miss latency::total
                                                           12499
# number of StoreCondReq miss cycles
```

```
system.cpu0.dcache.demand_miss_latency::cpu0.data
                                                       64063233
# number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total
                                                   64063233
# number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data
                                                        64063233
# number of overall miss cycles
system.cpu0.dcache.overall miss latency::total
                                                   64063233
# number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data
                                                        5153
# number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReg accesses::total
                                                    5153
# number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data
                                                         4289
# number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total
                                                     4289
# number of WriteReg accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::cpu0.data
                                                             2
# number of SoftPFReg accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total
                                                         2
# number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data
                                                                54
# number of LoadLockedReg accesses(hits+misses)
system.cpu0.dcache.LoadLockedReg accesses::total
                                                            54
# number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data
                                                               54
# number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReg accesses::total
                                                           54
# number of StoreCondReg accesses(hits+misses)
                                                       9442
system.cpu0.dcache.demand accesses::cpu0.data
# number of demand (read+write) accesses
system.cpu0.dcache.demand accesses::total
                                                   9442
# number of demand (read+write) accesses
                                                        9444
system.cpu0.dcache.overall accesses::cpu0.data
# number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total
                                                   9444
# number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data
                                                     0.046575
# miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total
                                                0.046575
# miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data
                                                      0.223595
# miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total
                                                  0.223595
# miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data
                                                           0.037037
# miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total
                                                       0.037037
# miss rate for LoadLockedReg accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data
                                                          0.018519
# miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total
                                                      0.018519
# miss rate for StoreCondReg accesses
system.cpu0.dcache.demand miss rate::cpu0.data
                                                   0.126986
# miss rate for demand accesses
```

```
system.cpu0.dcache.demand miss rate::total
                                               0.126986
# miss rate for demand accesses
system.cpu0.dcache.overall miss rate::cpu0.data
                                                    0.126959
# miss rate for overall accesses
system.cpu0.dcache.overall miss rate::total
                                                0.126959
# miss rate for overall accesses
system.cpu0.dcache.ReadReg avg miss latency::cpu0.data 58815.662500
# average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 58815.662500
# average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 52082.871741
# average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 52082.871741
# average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data
                            # average LoadLockedReg miss latency
66500
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total
                            # average LoadLockedReg miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data
                            # average StoreCondReq miss latency
12499
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total
                                                                12499
# average StoreCondReg miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 53430.552961
# average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 53430.552961
# average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 53430.552961
# average overall miss latency
system.cpu0.dcache.overall avg miss latency::total 53430.552961
# average overall miss latency
system.cpu0.dcache.blocked cycles::no mshrs
                                                      94
# number of cycles access was blocked
                                                      8422
system.cpu0.dcache.blocked cycles::no targets
# number of cycles access was blocked
svstem.cpu0.dcache.blocked::no mshrs
                                                    6
# number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets
                                                  103
# number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs
                                                   15.666667
# average number of cycles each access was blocked
system.cpu0.dcache.avg blocked cycles::no targets
                                                     81.766990
# average number of cycles each access was blocked
system.cpu0.dcache.fast_writes
                                                    0
# number of fast writes performed
system.cpu0.dcache.cache_copies
                                                    0
# number of cache copies performed
system.cpu0.dcache.writebacks::writebacks
                                                     5
# number of writebacks
system.cpu0.dcache.writebacks::total
                                                    5
# number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data
                                                          82
# number of ReadReg MSHR hits
system.cpu0.dcache.ReadReg mshr hits::total
                                                      82
# number of ReadReg MSHR hits
```

```
795
system.cpu0.dcache.WriteReg mshr hits::cpu0.data
# number of WriteReq MSHR hits
system.cpu0.dcache.WriteReg mshr hits::total
                                                       795
# number of WriteReg MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data
                                                         877
# number of demand (read+write) MSHR hits
                                                     877
system.cpu0.dcache.demand mshr hits::total
# number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data
                                                          877
# number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total
                                                      877
# number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data
                                                            158
# number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total
                                                        158
# number of ReadReg MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data
                                                             164
# number of WriteReg MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total
                                                         164
# number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data
                                                                    2
# number of LoadLockedReg MSHR misses
                                                                2
system.cpu0.dcache.LoadLockedReg mshr misses::total
# number of LoadLockedReg MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data
                                                                   1
# number of StoreCondReg MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total
                                                               1
# number of StoreCondReg MSHR misses
                                                           322
system.cpu0.dcache.demand mshr misses::cpu0.data
# number of demand (read+write) MSHR misses
system.cpu0.dcache.demand mshr misses::total
                                                       322
# number of demand (read+write) MSHR misses
system.cpu0.dcache.overall mshr misses::cpu0.data
                                                            322
# number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total
                                                        322
# number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data
                                                              9536248
# number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total
                                                          9536248
# number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data
                              # number of WriteReq MSHR miss cycles
8478753
system.cpu0.dcache.WriteReq_mshr_miss_latency::total
                                                           8478753
# number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data
                             # number of LoadLockedReq MSHR miss
125000
cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total
125000
                             # number of LoadLockedReg MSHR miss
cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data
                           # number of StoreCondReg MSHR miss cycles
system.cpu0.dcache.StoreCondReg mshr miss latency::total
                           # number of StoreCondReg MSHR miss cycles
8001
```

```
system.cpu0.dcache.demand mshr miss latency::cpu0.data
                                                            18015001
# number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand mshr miss latency::total
                                                       18015001
# number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall mshr miss latency::cpu0.data
                                                             18015001
# number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total
                                                         18015001
# number of overall MSHR miss cycles
system.cpu0.dcache.ReadReg mshr miss rate::cpu0.data
                                                          0.030662
# mshr miss rate for ReadReg accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total
                                                     0.030662
# mshr miss rate for ReadReg accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data
                                                           0.038237
# mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total
                                                       0.038237
# mshr miss rate for WriteReg accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data
0.037037
                               # mshr miss rate for LoadLockedReg
accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total
                                                            0.037037
# mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReg mshr miss rate::cpu0.data
0.018519
                               # mshr miss rate for StoreCondReg
accesses
system.cpu0.dcache.StoreCondReg mshr miss rate::total
                                                           0.018519
# mshr miss rate for StoreCondReg accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data
                                                         0.034103
# mshr miss rate for demand accesses
                                                    0.034103
system.cpu0.dcache.demand mshr miss rate::total
# mshr miss rate for demand accesses
system.cpu0.dcache.overall mshr miss rate::cpu0.data
                                                          0.034096
# mshr miss rate for overall accesses
system.cpu0.dcache.overall mshr miss rate::total
                                                     0.034096
# mshr miss rate for overall accesses
system.cpu0.dcache.ReadReg avg mshr miss latency::cpu0.data
60356
                            # average ReadReg mshr miss latency
                                                                60356
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total
# average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data
51699.713415
                                   # average WriteReq mshr miss
latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total
51699.713415
                                   # average WriteReq mshr miss
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data
                            # average LoadLockedReq mshr miss
62500
latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total
                            # average LoadLockedReq mshr miss
62500
latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data
                           # average StoreCondReg mshr miss latency
system.cpu0.dcache.StoreCondReg avg mshr miss latency::total
                           # average StoreCondReg mshr miss latency
8001
```

```
system.cpu0.dcache.demand avg mshr miss latency::cpu0.data
                                   # average overall mshr miss
55947,208075
latency
system.cpu0.dcache.demand avg mshr miss latency::total 55947.208075
# average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data
55947.208075
                                   # average overall mshr miss
latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 55947.208075
# average overall mshr miss latency
                                                     0
system.cpu0.dcache.no_allocate_misses
# Number of misses that were no-allocate
system.cpu0.icache.tags.replacements
                                                   237
# number of replacements
system.cpu0.icache.tags.tagsinuse
                                           246.404719
# Cycle average of tags in use
system.cpu0.icache.tags.total_refs
                                                 12493
# Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs
                                                   615
# Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs
                                            20.313821
# Average number of references to valid blocks.
system.cpu0.icache.tags.warmup cycle
# Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst
                                                246.404719
# Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst
                                                   0.481259
# Average percentage of cache occupancy
                                               0.481259
system.cpu0.icache.tags.occ percent::total
# Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024
                                                           378
# Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0
                                                             133
# Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1
                                                             245
# Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024
                                                       0.738281
# Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses
                                                 27133
# Number of tag accesses
system.cpu0.icache.tags.data_accesses
                                                27133
# Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst
                                                   12493
# number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total
                                                 12493
# number of ReadReg hits
system.cpu0.icache.demand_hits::cpu0.inst
                                                 12493
# number of demand (read+write) hits
system.cpu0.icache.demand hits::total
                                                 12493
# number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst
                                                   12493
# number of overall hits
system.cpu0.icache.overall hits::total
                                                12493
# number of overall hits
```

```
766
system.cpu0.icache.ReadReq_misses::cpu0.inst
# number of ReadReq misses
system.cpu0.icache.ReadReq misses::total
                                                   766
# number of ReadReg misses
system.cpu0.icache.demand misses::cpu0.inst
                                                      766
# number of demand (read+write) misses
                                                   766
system.cpu0.icache.demand misses::total
# number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst
                                                       766
# number of overall misses
                                                   766
system.cpu0.icache.overall misses::total
# number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst
                                                        41058989
# number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total
                                                   41058989
# number of ReadReg miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst
                                                       41058989
# number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total
                                                   41058989
# number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst
                                                        41058989
# number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total
                                                   41058989
# number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst
                                                       13259
# number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total
                                                   13259
# number of ReadReq accesses(hits+misses)
                                                      13259
system.cpu0.icache.demand accesses::cpu0.inst
# number of demand (read+write) accesses
system.cpu0.icache.demand accesses::total
                                                  13259
# number of demand (read+write) accesses
system.cpu0.icache.overall accesses::cpu0.inst
                                                       13259
# number of overall (read+write) accesses
system.cpu0.icache.overall accesses::total
                                                   13259
# number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst
                                                     0.057772
# miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total
                                                0.057772
# miss rate for ReadReg accesses
system.cpu0.icache.demand miss rate::cpu0.inst
                                                    0.057772
# miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total
                                               0.057772
# miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst
                                                     0.057772
# miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total
                                                0.057772
# miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 53601.813316
# average ReadReg miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 53601.813316
# average ReadReg miss latency
system.cpu0.icache.demand avg miss latency::cpu0.inst 53601.813316
# average overall miss latency
```

```
system.cpu0.icache.demand_avg_miss_latency::total 53601.813316
# average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 53601.813316
# average overall miss latency
system.cpu0.icache.overall avg miss latency::total 53601.813316
# average overall miss latency
system.cpu0.icache.blocked cycles::no mshrs
                                                    11909
# number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets
                                                         15
# number of cycles access was blocked
                                                  159
system.cpu0.icache.blocked::no mshrs
# number of cycles access was blocked
                                                     3
system.cpu0.icache.blocked::no_targets
# number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs
                                                   74.899371
# average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets
                                                              5
# average number of cycles each access was blocked
system.cpu0.icache.fast_writes
# number of fast writes performed
system.cpu0.icache.cache_copies
                                                     0
# number of cache copies performed
                                                          150
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst
# number of ReadReq MSHR hits
system.cpu0.icache.ReadReg mshr hits::total
                                                      150
# number of ReadReg MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst
                                                         150
# number of demand (read+write) MSHR hits
                                                     150
system.cpu0.icache.demand mshr hits::total
# number of demand (read+write) MSHR hits
system.cpu0.icache.overall mshr hits::cpu0.inst
                                                          150
# number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total
                                                      150
# number of overall MSHR hits
system.cpu0.icache.ReadReg mshr misses::cpu0.inst
                                                            616
# number of ReadReg MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total
                                                        616
# number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst
                                                           616
# number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total
                                                       616
# number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst
                                                            616
# number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total
                                                        616
# number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst
                                                             33791492
# number of ReadReg MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total
                                                        33791492
# number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst
                                                            33791492
# number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand mshr miss latency::total
                                                        33791492
# number of demand (read+write) MSHR miss cycles
```

```
system.cpu0.icache.overall mshr miss latency::cpu0.inst
                                                             33791492
# number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total
                                                        33791492
# number of overall MSHR miss cycles
system.cpu0.icache.ReadReg mshr miss rate::cpu0.inst
                                                          0.046459
# mshr miss rate for ReadReg accesses
system.cpu0.icache.ReadReq mshr miss rate::total
                                                     0.046459
# mshr miss rate for ReadReq accesses
svstem.cpu0.icache.demand_mshr_miss_rate::cpu0.inst
                                                         0.046459
# mshr miss rate for demand accesses
system.cpu0.icache.demand mshr miss rate::total
                                                    0.046459
# mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst
                                                          0.046459
# mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total
                                                     0.046459
# mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst
54856.318182
                                   # average ReadReq mshr miss
latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 54856.318182
# average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst
54856.318182
                                   # average overall mshr miss
latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 54856.318182
# average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst
54856.318182
                                   # average overall mshr miss
latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 54856.318182
# average overall mshr miss latency
system.cpu0.icache.no_allocate_misses
                                                    0
# Number of misses that were no-allocate
                                                 3346
system.cpu1.branchPred.lookups
# Number of BP lookups
system.cpu1.branchPred.condPredicted
                                                 3042
# Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect
                                                  145
# Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups
                                                 1667
# Number of BTB lookups
system.cpu1.branchPred.BTBHits
                                                  1579
# Number of BTB hits
system.cpu1.branchPred.BTBCorrect
# Number of correct BTB predictions (this stat may not work
properly.
system.cpu1.branchPred.BTBHitPct
                                            94.721056
# BTB Hit Percentage
system.cpu1.branchPred.usedRAS
                                                  113
# Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect
# Number of incorrect RAS predictions.
system.cpu1.dstage2 mmu.stage2 tlb.walker.walks
                                                            0
# Table walker walks requested
```

```
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequest0rigin_Requeste
d::Data
                                           # Table walker requests
started/completed, data/inst
system.cpu1.dstage2 mmu.stage2 tlb.walker.walkRequestOrigin Requeste
                                           # Table walker requests
started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequest0rigin_Requeste
                                            # Table walker requests
d::total
started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequest0rigin_Complete
                                           # Table walker requests
d::Data
started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequest0rigin_Complete
d::Inst
                                           # Table walker requests
started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequest0rigin_Complete
d::total
                                            # Table walker requests
started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequest0rigin::total
0
                        # Table walker requests started/completed,
data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits
                                                         0
# ITB inst hits
                                                           0
system.cpu1.dstage2 mmu.stage2 tlb.inst misses
# ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits
                                                         0
# DTB read hits
system.cpu1.dstage2 mmu.stage2 tlb.read misses
                                                           0
# DTB read misses
system.cpu1.dstage2 mmu.stage2 tlb.write hits
                                                          0
# DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses
                                                            0
# DTB write misses
system.cpu1.dstage2 mmu.stage2 tlb.flush tlb
                                                         0
# Number of times complete TLB was flushed
system.cpu1.dstage2 mmu.stage2 tlb.flush tlb mva
                                                             0
# Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid
                                                                  0
# Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid
                                                              0
# Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries
                                                             0
# Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults
                                                            0
# Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults
                                                               0
# Number of TLB faults due to prefetch
system.cpu1.dstage2 mmu.stage2 tlb.domain faults
                                                             0
# Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults
                                                            0
# Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses
                                                             0
# DTB read accesses
system.cpu1.dstage2 mmu.stage2 tlb.write accesses
                                                              0
```

```
# DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses
                                                             0
# ITB inst accesses
system.cpu1.dstage2 mmu.stage2 tlb.hits
                                                     0
# DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses
                                                      0
# DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses
# DTB accesses
system.cpu1.dtb.walker.walks
                                                     0
# Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data
                        # Table walker requests started/completed,
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst
                        # Table walker requests started/completed,
data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total
                        # Table walker requests started/completed,
data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data
                        # Table walker requests started/completed,
data/inst
system.cpu1.dtb.walker.walkRequestOrigin Completed::Inst
                        # Table walker requests started/completed,
data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total
                        # Table walker requests started/completed,
data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total
# Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits
# ITB inst hits
system.cpu1.dtb.inst misses
                                                     0
# ITB inst misses
system.cpu1.dtb.read hits
                                                     0
# DTB read hits
system.cpu1.dtb.read_misses
                                                     0
# DTB read misses
system.cpu1.dtb.write_hits
                                                     0
# DTB write hits
system.cpu1.dtb.write_misses
# DTB write misses
system.cpu1.dtb.flush_tlb
                                                     0
# Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva
                                                     0
# Number of times TLB was flushed by MVA
system.cpu1.dtb.flush tlb mva asid
                                                     0
# Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid
                                                     0
# Number of times TLB was flushed by ASID
system.cpu1.dtb.flush entries
                                                     0
# Number of entries that have been flushed from TLB
system.cpu1.dtb.align faults
```

```
# Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults
# Number of TLB faults due to prefetch
system.cpu1.dtb.domain faults
                                                     0
# Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms faults
# Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read accesses
# DTB read accesses
                                                     0
system.cpu1.dtb.write accesses
# DTB write accesses
system.cpu1.dtb.inst_accesses
                                                     0
# ITB inst accesses
system.cpu1.dtb.hits
                                                     0
# DTB hits
system.cpu1.dtb.misses
                                                     0
# DTB misses
system.cpu1.dtb.accesses
                                                     0
# DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.walks
                                                            0
# Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequest0rigin_Requeste
d::Data
                                           # Table walker requests
started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequest0rigin_Requeste
                                           # Table walker requests
started/completed, data/inst
system.cpu1.istage2 mmu.stage2 tlb.walker.walkRequestOrigin Requeste
                                            # Table walker requests
d::total
started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequest0rigin_Complete
d::Data
                                           # Table walker requests
started/completed, data/inst
system.cpu1.istage2 mmu.stage2 tlb.walker.walkRequestOrigin Complete
d::Inst
                                           # Table walker requests
started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequest0rigin_Complete
                                            # Table walker requests
d::total
started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequest0rigin::total
0
                        # Table walker requests started/completed,
data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits
# ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses
                                                           0
# ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits
                                                         0
# DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses
                                                           0
# DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits
                                                          0
# DTB write hits
system.cpu1.istage2 mmu.stage2 tlb.write misses
                                                            0
# DTB write misses
```

```
system.cpu1.istage2 mmu.stage2 tlb.flush tlb
                                                         0
# Number of times complete TLB was flushed
system.cpu1.istage2 mmu.stage2 tlb.flush tlb mva
                                                             0
# Number of times TLB was flushed by MVA
system.cpu1.istage2 mmu.stage2 tlb.flush tlb mva asid
                                                                  0
# Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2 mmu.stage2 tlb.flush tlb asid
                                                              0
# Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries
                                                             0
# Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults
                                                            0
# Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults
                                                               0
# Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults
                                                             0
# Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults
                                                            0
# Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses
                                                             0
# DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses
                                                              0
# DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses
                                                             0
# ITB inst accesses
                                                     0
system.cpu1.istage2_mmu.stage2_tlb.hits
# DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses
                                                      0
# DTB misses
                                                        0
system.cpu1.istage2 mmu.stage2 tlb.accesses
# DTB accesses
system.cpu1.itb.walker.walks
                                                     0
# Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin Requested::Data
0
                        # Table walker requests started/completed,
data/inst
system.cpu1.itb.walker.walkRequestOrigin Requested::Inst
                        # Table walker requests started/completed,
data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total
                        # Table walker requests started/completed,
data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data
                        # Table walker requests started/completed,
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst
                        # Table walker requests started/completed,
data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total
                        # Table walker requests started/completed,
data/inst
system.cpu1.itb.walker.walkRequestOrigin::total
                                                            0
# Table walker requests started/completed, data/inst
system.cpu1.itb.inst hits
# ITB inst hits
```

system.cpu1.itb.inst_misses	0
<pre># ITB inst misses system.cpu1.itb.read_hits</pre>	0
<pre># DTB read hits system.cpu1.itb.read_misses</pre>	0
<pre># DTB read misses system.cpu1.itb.write_hits</pre>	0
# DTB write hits	
<pre>system.cpu1.itb.write_misses # DTB write misses</pre>	0
<pre>system.cpu1.itb.flush_tlb # Number of times complete TLB was flushed</pre>	0
system.cpu1.itb.flush_tlb_mva	0
<pre># Number of times TLB was flushed by MVA system.cpu1.itb.flush_tlb_mva_asid</pre>	0
<pre># Number of times TLB was flushed by MVA & ASID system.cpu1.itb.flush_tlb_asid</pre>	0
# Number of times TLB was flushed by ASID	
<pre>system.cpu1.itb.flush_entries # Number of entries that have been flushed from TLB</pre>	0
system.cpu1.itb.align_faults	0
<pre># Number of TLB faults due to alignment restriction system.cpu1.itb.prefetch_faults</pre>	0
<pre># Number of TLB faults due to prefetch system.cpu1.itb.domain_faults</pre>	0
# Number of TLB faults due to domain restrictions	
<pre>system.cpu1.itb.perms_faults # Number of TLB faults due to permissions restriction</pre>	0 ons
<pre>system.cpu1.itb.read_accesses # DTB read accesses</pre>	0
system.cpu1.itb.write_accesses	0
<pre># DTB write accesses system.cpu1.itb.inst_accesses</pre>	0
# ITB inst accesses	
<pre>system.cpu1.itb.hits # DTB hits</pre>	0
system.cpu1.itb.misses	0
<pre># DTB misses system.cpu1.itb.accesses</pre>	0
# DTB accesses	20
<pre>system.cpu1.numCycles # number of cpu cycles simulated</pre> 145	שכ
system.cpu1.numWorkItemsStarted	0
<pre># number of work items this cpu started system.cpu1.numWorkItemsCompleted</pre>	0
# number of work items this cpu completed	U
system.cpu1.fetch.icacheStallCycles 16	
# Number of cycles fetch is stalled on an Icache mis system.cpu1.fetch.Insts 174	
<pre>system.cpu1.fetch.Insts # Number of instructions fetch has processed</pre>	U 4
system.cpu1.fetch.Branches 33	46
# Number of branches that fetch encountered	0.0
<pre>system.cpu1.fetch.predictedBranches # Number of branches that fetch has predicted taken</pre>	92
" Hamber of branches that reten has predicted taken	

```
9237
system.cpu1.fetch.Cycles
# Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles
                                                   325
# Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles
# Number of cycles fetch has spent waiting on interrupts, or bad
addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles
                                                   173
# Number of stall cycles due to pending traps
system.cpu1.fetch.IcacheWaitRetryStallCycles
                                                        29
# Number of stall cycles due to full MSHR
system.cpu1.fetch.CacheLines
                                                  4662
# Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes
                                                    33
# Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples
                                                 11219
# Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean
                                              1.669935
# Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev
                                              1.218168
# Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows
                                                            0.00%
0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0
                                                           20.34%
                                                  2282
20.34% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1
                                                  3940
                                                           35.12%
55.46% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2
                                                   196
                                                            1.75%
57.21% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3
                                                           42.79%
                                                  4801
100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows
                                                            0.00%
100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min value
# Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max value
# Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total
# Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate
                                              0.230282
# Number of branch fetches per cycle
system.cpu1.fetch.rate
                                              1.201927
# Number of inst fetches per cycle
system.cpu1.decode.IdleCycles
                                                  1448
# Number of cycles decode is idle
system.cpu1.decode.BlockedCycles
                                                  1317
# Number of cycles decode is blocked
system.cpu1.decode.RunCycles
                                                  8237
# Number of cycles decode is running
system.cpu1.decode.UnblockCycles
                                                    83
# Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles
                                                   134
# Number of cycles decode is squashing
system.cpu1.decode.BranchResolved
                                                   122
```

```
# Number of times decode resolved a branch
system.cpu1.decode.BranchMispred
                                                    28
# Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts
                                                 17181
# Number of instructions handled by decode
system.cpu1.decode.SquashedInsts
                                                   606
# Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles
                                                   134
# Number of cycles rename is squashing
system.cpu1.rename.IdleCycles
                                                  1874
# Number of cycles rename is idle
system.cpu1.rename.BlockCycles
                                                   123
# Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles
                                                  1105
# count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles
                                                  7883
# Number of cycles rename is running
system.cpu1.rename.UnblockCycles
                                                   100
# Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts
                                                 16674
# Number of instructions processed by rename
system.cpu1.rename.SquashedInsts
                                                   215
# Number of squashed instructions processed by rename
system.cpu1.rename.ROBFullEvents
# Number of times rename has blocked due to ROB full
system.cpu1.rename.RenamedOperands
                                                 26309
# Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups
                                                 81103
# Number of register rename lookups that rename has made
system.cpu1.rename.int rename lookups
                                                 23518
# Number of integer rename lookups
system.cpu1.rename.CommittedMaps
                                                 24902
# Number of HB maps that are committed
                                                  1403
system.cpu1.rename.UndoneMaps
# Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts
                                                    17
# count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts
                                                    17
# count of temporary serializing insts renamed
system.cpu1.rename.skidInsts
                                                   277
# count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads
                                                  3044
# Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores
                                                   530
# Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads
                                                   114
# Number of conflicting loads.
system.cpu1.memDep0.conflictingStores
                                                    50
# Number of conflicting stores.
system.cpu1.iq.iqInstsAdded
                                                 16406
# Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded
# Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued
                                                 16031
```

```
# Number of instructions issued
                                                   62
system.cpu1.iq.iqSquashedInstsIssued
# Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined
# Number of squashed instructions iterated over during squash;
mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined
# Number of squashed operands that are examined and possibly removed
from graph
system.cpu1.iq.iqSquashedNonSpecRemoved
                                                     1
# Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples
                                                 11219
# Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean
                                             1.428915
# Number of insts issued each cycle
system.cpu1.iq.issued per cycle::stdev
                                             1.138480
# Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows
                                                        0
                                                               0.00%
0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0
                                                  3366
                                                           30.00%
30.00% # Number of insts issued each cycle
system.cpul.iq.issued per cycle::1
                                                  2094
                                                           18.66%
48.67% # Number of insts issued each cycle
                                                           30.76%
                                                  3451
system.cpu1.iq.issued_per_cycle::2
79.43% # Number of insts issued each cycle
                                                  2197
system.cpu1.iq.issued per cycle::3
                                                           19.58%
99.01% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4
                                                   111
                                                            0.99%
100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5
                                                     0
                                                            0.00%
100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6
                                                     0
                                                            0.00%
100.00% # Number of insts issued each cycle
                                                            0.00%
system.cpul.iq.issued per cycle::7
                                                     0
100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8
                                                     0
                                                            0.00%
100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows
                                                       0
                                                              0.00%
100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value
                                                       0
# Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value
                                                       4
# Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total
                                                 11219
# Number of insts issued each cycle
system.cpu1.iq.fu_full::No_0pClass
                                                     0
                                                            0.00%
0.00% # attempts to use FU when none available
system.cpu1.iq.fu full::IntAlu
                                                  1700
                                                           59.99%
59.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult
                                                    53
                                                            1.87%
61.86% # attempts to use FU when none available
system.cpu1.iq.fu full::IntDiv
                                                     0
                                                            0.00%
61.86% # attempts to use FU when none available
system.cpu1.iq.fu full::FloatAdd
                                                     0
                                                            0.00%
```

61.86% # attempts to use FU when none available		
system.cpu1.iq.fu_full::FloatCmp	0	0.00%
61.86% # attempts to use FU when none available	Ū	01000
system.cpu1.iq.fu_full::FloatCvt	0	0.00%
61.86% # attempts to use FU when none available	Ū	01000
system.cpu1.iq.fu_full::FloatMult	0	0.00%
61.86% # attempts to use FU when none available	U	01000
system.cpu1.iq.fu_full::FloatDiv	0	0.00%
61.86% # attempts to use FU when none available	V	0.000
system.cpu1.iq.fu_full::FloatSqrt	0	0.00%
61.86% # attempts to use FU when none available	V	0.000
•	0	0.00%
system.cpu1.iq.fu_full::SimdAdd	V	0.00%
61.86% # attempts to use FU when none available	ο	0 000
system.cpu1.iq.fu_full::SimdAddAcc	0	0.00%
61.86% # attempts to use FU when none available	0	0.000
system.cpu1.iq.fu_full::SimdAlu	0	0.00%
61.86% # attempts to use FU when none available	•	0.000
system.cpu1.iq.fu_full::SimdCmp	0	0.00%
61.86% # attempts to use FU when none available		
system.cpu1.iq.fu_full::SimdCvt	0	0.00%
61.86% # attempts to use FU when none available		
system.cpu1.iq.fu_full::SimdMisc	0	0.00%
61.86% # attempts to use FU when none available		
system.cpu1.iq.fu_full::SimdMult	0	0.00%
61.86% # attempts to use FU when none available		
system.cpu1.iq.fu_full::SimdMultAcc	0	0.00%
61.86% # attempts to use FU when none available		
system.cpu1.iq.fu_full::SimdShift	0	0.00%
61.86% # attempts to use FU when none available		
system.cpu1.iq.fu_full::SimdShiftAcc	0	0.00%
61.86% # attempts to use FU when none available		
system.cpu1.iq.fu_full::SimdSqrt	0	0.00%
61.86% # attempts to use FU when none available		
system.cpu1.iq.fu_full::SimdFloatAdd	0	0.00%
61.86% # attempts to use FU when none available		
system.cpu1.iq.fu_full::SimdFloatAlu	0	0.00%
61.86% # attempts to use FU when none available		
<pre>system.cpu1.iq.fu_full::SimdFloatCmp</pre>	0	0.00%
61.86% # attempts to use FU when none available		
<pre>system.cpu1.iq.fu_full::SimdFloatCvt</pre>	0	0.00%
61.86% # attempts to use FU when none available		
system.cpu1.iq.fu_full::SimdFloatDiv	0	0.00%
61.86% # attempts to use FU when none available		01001
system.cpu1.iq.fu_full::SimdFloatMisc	0	0.00%
61.86% # attempts to use FU when none available	· ·	0.000
system.cpu1.iq.fu_full::SimdFloatMult	0	0.00%
61.86% # attempts to use FU when none available	U	01000
system.cpu1.iq.fu_full::SimdFloatMultAcc	0	0.00%
61.86% # attempts to use FU when none available	U	01000
system.cpu1.iq.fu_full::SimdFloatSqrt	0	0.00%
61.86% # attempts to use FU when none available	U	0100.0
system.cpu1.iq.fu_full::MemRead	802	28.30%
90.16% # attempts to use FU when none available	002	20:30%
system.cpu1.iq.fu_full::MemWrite	279	9.84%
System chartad in trend in the	219	3 · 04%

100.00% # attempts to use FU when none	availahle		
system.cpu1.iq.fu_full::IprAccess	avaitabtc	0	0.00%
100.00% # attempts to use FU when none	available	Ū	0.00
<pre>system.cpu1.iq.fu_full::InstPrefetch</pre>		0	0.00%
100.00% # attempts to use FU when none	available		
<pre>system.cpu1.iq.FU_type_0::No_0pClass</pre>		0	0.00%
0.00% # Type of FU issued			
system.cpu1.iq.FU_type_0::IntAlu	11	1798	73.59%
73.59% # Type of FU issued			
system.cpu1.iq.FU_type_0::IntMult		771	4.81%
78.40% # Type of FU issued		_	
system.cpu1.iq.FU_type_0::IntDiv		0	0.00%
78.40% # Type of FU issued		•	0.000
system.cpu1.iq.FU_type_0::FloatAdd		0	0.00%
78.40% # Type of FU issued		0	0 000
system.cpu1.iq.FU_type_0::FloatCmp		0	0.00%
78.40% # Type of FU issued system.cpu1.iq.FU_type_0::FloatCvt		0	0.00%
78.40% # Type of FU issued		V	0.00%
system.cpu1.iq.FU_type_0::FloatMult		0	0.00%
78.40% # Type of FU issued		U	0.00%
system.cpu1.iq.FU_type_0::FloatDiv		0	0.00%
78.40% # Type of FU issued		· ·	0.000
system.cpu1.iq.FU_type_0::FloatSqrt		0	0.00%
78.40% # Type of FU issued			
system.cpu1.iq.FU_type_0::SimdAdd		0	0.00%
78.40% # Type of FU issued			
<pre>system.cpu1.iq.FU_type_0::SimdAddAcc</pre>		0	0.00%
78.40% # Type of FU issued			
system.cpu1.iq.FU_type_0::SimdAlu		0	0.00%
78.40% # Type of FU issued			
<pre>system.cpu1.iq.FU_type_0::SimdCmp</pre>		0	0.00%
78.40% # Type of FU issued			0.000
system.cpu1.iq.FU_type_0::SimdCvt		0	0.00%
78.40% # Type of FU issued		•	0 000
system.cpu1.iq.FU_type_0::SimdMisc		0	0.00%
78.40% # Type of FU issued system.cpu1.iq.FU_type_0::SimdMult		0	0.00%
78.40% # Type of FU issued		V	0.00%
system.cpu1.iq.FU_type_0::SimdMultAcc		0	0.00%
78.40% # Type of FU issued		Ū	0.00
system.cpu1.iq.FU_type_0::SimdShift		0	0.00%
78.40% # Type of FU issued		-	
<pre>system.cpu1.iq.FU_type_0::SimdShiftAcc</pre>		0	0.00%
78.40% # Type of FU issued			
<pre>system.cpu1.iq.FU_type_0::SimdSqrt</pre>		0	0.00%
78.40% # Type of FU issued			
<pre>system.cpu1.iq.FU_type_0::SimdFloatAdd</pre>		0	0.00%
78.40% # Type of FU issued		_	
system.cpu1.iq.FU_type_0::SimdFloatAlu		0	0.00%
78.40% # Type of FU issued		•	0.000
system.cpu1.iq.FU_type_0::SimdFloatCmp		0	0.00%
78.40% # Type of FU issued system.cpu1.iq.FU_type_0::SimdFloatCvt		0	0.00%
SASTEMITCHATITATIO_TAPE_ATTEMING CONTRACT		v	บ . บบ จ

```
78.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv
                                                     0
                                                            0.00%
78.40% # Type of FU issued
                                                            0.00%
system.cpu1.iq.FU type 0::SimdFloatMisc
78.40% # Type of FU issued
                                                     0
system.cpu1.iq.FU_type_0::SimdFloatMult
                                                            0.00%
78.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc
                                                       0
                                                              0.00%
78.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt
                                                     0
                                                            0.00%
78.40% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead
                                                  2998
                                                           18.70%
97.11% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite
                                                   464
                                                            2.89%
100.00% # Type of FU issued
system.cpu1.iq.FU type 0::IprAccess
                                                     0
                                                            0.00%
100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch
                                                     0
                                                            0.00%
100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total
                                                 16031
# Type of FU issued
system.cpu1.iq.rate
                                              1.103304
# Inst issue rate
system.cpu1.iq.fu_busy_cnt
                                                  2834
# FU busy when requested
                                              0.176782
system.cpu1.iq.fu_busy_rate
# FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads
                                                 46175
# Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes
                                                 17549
# Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses
                                                      15692
# Number of integer instruction queue wakeup accesses
system.cpul.iq.fp inst queue reads
# Number of floating instruction gueue reads
                                                     0
system.cpu1.iq.fp_inst_queue_writes
# Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses
                                                         0
# Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses
                                                 18865
# Number of integer alu accesses
                                                     0
system.cpu1.iq.fp_alu_accesses
# Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads
# Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads
# Number of loads ignored due to an invalid address
system.cpu1.iew.lsg.thread0.squashedLoads
                                                    329
# Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses
# Number of memory responses ignored because the instruction is
squashed
system.cpu1.iew.lsq.thread0.memOrderViolation
                                                          2
# Number of memory ordering violations
```

```
system.cpu1.iew.lsq.thread0.squashedStores
                                                     114
# Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs
# Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads
# Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads
# Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked
# Number of times an access to memory failed due to the cache being
blocked
system.cpu1.iew.iewIdleCycles
# Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles
                                                   134
# Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles
                                                    54
# Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles
                                                     0
# Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts
                                                 16448
# Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts
                                                     0
# Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts
# Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts
                                                   530
# Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts
                                                    17
# Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents
# Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents
# Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents
                                                     2
# Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect
                                                    15
# Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect
# Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts
                                                   118
# Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts
                                                 15822
# Number of executed instructions
system.cpu1.iew.iewExecLoadInsts
                                                  2902
# Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts
                                                   207
# Number of squashed instructions skipped in execute
system.cpu1.iew.exec swp
                                                     0
# number of swp insts executed
system.cpu1.iew.exec_nop
                                                     2
# number of nop insts executed
system.cpu1.iew.exec refs
                                                  3352
# number of memory reference insts executed
                                                  2914
system.cpul.iew.exec branches
```

```
# Number of branches executed
                                                   450
system.cpu1.iew.exec_stores
# Number of stores executed
                                              1.088919
system.cpu1.iew.exec rate
# Inst execution rate
system.cpu1.iew.wb sent
                                                 15713
# cumulative count of insts sent to commit
system.cpu1.iew.wb_count
                                                 15692
# cumulative count of insts written-back
                                                 10942
system.cpu1.iew.wb_producers
# num instructions producing a value
system.cpu1.iew.wb_consumers
                                                 17600
# num instructions consuming a value
system.cpu1.iew.wb_penalized
# number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb rate
                                              1.079972
# insts written-back per cycle
system.cpu1.iew.wb fanout
                                              0.621705
# average fanout of values written-back
system.cpu1.iew.wb_penalized_rate
# fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.commitSquashedInsts
# The number of squashed insts skipped by commit
                                                    39
system.cpu1.commit.commitNonSpecStalls
# The number of times commit has been forced to stall to communicate
backwards
system.cpu1.commit.branchMispredicts
                                                   117
# The number of times a branch was mispredicted
system.cpu1.commit.committed per cycle::samples
                                                        11031
# Number of insts committed each cycle
system.cpu1.commit.committed per cycle::mean
                                                  1.391080
# Number of insts committed each cycle
system.cpu1.commit.committed_per_cycle::stdev
                                                   1.899155
# Number of insts committed each cycle
system.cpu1.commit.committed_per_cycle::underflows
                                                               0
0.00%
           0.00% # Number of insts committed each cycle
system.cpu1.commit.committed_per_cycle::0
                                                   4146
                                                            37.58%
37.58% # Number of insts committed each cycle
system.cpu1.commit.committed_per_cycle::1
                                                   4457
                                                            40.40%
77.99% # Number of insts committed each cycle
system.cpu1.commit.committed per cycle::2
                                                    518
                                                             4.70%
82.69% # Number of insts committed each cycle
system.cpu1.commit.committed_per_cycle::3
                                                    302
                                                             2.74%
85.42% # Number of insts committed each cycle
system.cpu1.commit.committed_per_cycle::4
                                                     63
                                                             0.57%
85.99% # Number of insts committed each cycle
system.cpu1.commit.committed_per_cycle::5
                                                   1118
                                                            10.14%
96.13% # Number of insts committed each cycle
system.cpu1.commit.committed_per_cycle::6
                                                             1.25%
                                                    138
97.38% # Number of insts committed each cycle
system.cpu1.commit.committed_per_cycle::7
                                                             0.33%
                                                     36
97.71% # Number of insts committed each cycle
system.cpu1.commit.committed per cycle::8
                                                    253
                                                             2.29%
100.00% # Number of insts committed each cycle
```

```
system.cpu1.commit.committed_per_cycle::overflows
                                                              0
         100.00% # Number of insts committed each cycle
system.cpu1.commit.committed_per_cycle::min_value
                                                              0
# Number of insts committed each cycle
                                                              8
system.cpu1.commit.committed per cycle::max value
# Number of insts committed each cycle
system.cpu1.commit.committed_per_cycle::total
                                                      11031
# Number of insts committed each cycle
system.cpu1.commit.committedInsts
                                                 14864
# Number of instructions committed
system.cpu1.commit.committedOps
                                                 15345
# Number of ops (including micro ops) committed
system.cpu1.commit.swp_count
                                                     0
# Number of s/w prefetches committed
system.cpu1.commit.refs
                                                  3131
# Number of memory references committed
system.cpu1.commit.loads
                                                  2715
# Number of loads committed
system.cpu1.commit.membars
                                                    22
# Number of memory barriers committed
system.cpu1.commit.branches
                                                  2875
# Number of branches committed
system.cpul.commit.fp insts
# Number of committed floating point instructions.
system.cpu1.commit.int_insts
                                                 12548
# Number of committed integer instructions.
system.cpu1.commit.function calls
                                                    50
# Number of function calls committed.
                                                             0.00%
system.cpu1.commit.op class 0::No OpClass
                                                      0
0.00% # Class of committed instruction
system.cpu1.commit.op class 0::IntAlu
                                                 11443
                                                           74.57%
74.57% # Class of committed instruction
                                                   771
                                                            5.02%
system.cpu1.commit.op class 0::IntMult
79.60% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv
                                                     0
                                                            0.00%
79.60% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd
                                                     0
                                                            0.00%
79.60% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp
                                                     0
                                                            0.00%
79.60% # Class of committed instruction
system.cpu1.commit.op class 0::FloatCvt
                                                     0
                                                            0.00%
79.60% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult
                                                     0
                                                            0.00%
79.60% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv
                                                     0
                                                            0.00%
79.60% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt
                                                            0.00%
79.60% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd
                                                     0
                                                            0.00%
79.60% # Class of committed instruction
                                                      0
                                                             0.00%
system.cpu1.commit.op_class_0::SimdAddAcc
79.60% # Class of committed instruction
system.cpu1.commit.op class 0::SimdAlu
                                                     0
                                                            0.00%
79.60% # Class of committed instruction
```

system.cpu1.commit.op_class_0::SimdCmp	0	(0.00%
79.60% # Class of committed instruction system.cpu1.commit.op_class_0::SimdCvt	0	(0.00%
79.60% # Class of committed instruction system.cpu1.commit.op_class_0::SimdMisc	0		0.00%
79.60% # Class of committed instruction	0		0.00%
<pre>system.cpu1.commit.op_class_0::SimdMult 79.60% # Class of committed instruction</pre>	V	,	0.00%
<pre>system.cpu1.commit.op_class_0::SimdMultAcc</pre>	(0	0.00%
79.60% # Class of committed instruction	0		0.00%
<pre>system.cpu1.commit.op_class_0::SimdShift 79.60% # Class of committed instruction</pre>	V		0.00%
system.cpu1.commit.op_class_0::SimdShiftAcc		0	0.00%
79.60% # Class of committed instruction			
system.cpu1.commit.op_class_0::SimdSqrt	0	(0.00%
79.60% # Class of committed instruction			
<pre>system.cpu1.commit.op_class_0::SimdFloatAdd</pre>		0	0.00%
79.60% # Class of committed instruction			
system.cpu1.commit.op_class_0::SimdFloatAlu		0	0.00%
79.60% # Class of committed instruction		0	0.00%
<pre>system.cpu1.commit.op_class_0::SimdFloatCmp 79.60% # Class of committed instruction</pre>		V	0.00%
system.cpu1.commit.op_class_0::SimdFloatCvt		0	0.00%
79.60% # Class of committed instruction		-	
<pre>system.cpu1.commit.op_class_0::SimdFloatDiv</pre>		0	0.00%
79.60% # Class of committed instruction		_	
system.cpu1.commit.op_class_0::SimdFloatMisc		0	0.00%
79.60% # Class of committed instruction		0	0 000
<pre>system.cpu1.commit.op_class_0::SimdFloatMult 79.60% # Class of committed instruction</pre>		U	0.00%
system.cpu1.commit.op_class_0::SimdFloatMultAcc		1	0
0.00% 79.60% # Class of committed instruction	on		
system.cpu1.commit.op_class_0::SimdFloatSqrt		0	0.00%
79.60% # Class of committed instruction			
system.cpu1.commit.op_class_0::MemRead	2715	1	7.69%
97.29% # Class of committed instruction	44.0		0 740
system.cpu1.commit.op_class_0::MemWrite	416	·	2.71%
100.00% # Class of committed instruction	0		0.00%
<pre>system.cpu1.commit.op_class_0::IprAccess 100.00% # Class of committed instruction</pre>	0	,	0.00%
system.cpu1.commit.op_class_0::InstPrefetch		0	0.00%
100.00% # Class of committed instruction		Ü	01000
system.cpu1.commit.op_class_0::total	15345		
# Class of committed instruction			
system.cpu1.commit.bw_lim_events	253		
# number cycles where commit BW limit reached	2010		
system.cpu1.rob.rob_reads	26819		
<pre># The number of ROB reads system.cpu1.rob.rob_writes</pre>	32648		
# The number of ROB writes	32040		
system.cpu1.timesIdled	44		
# Number of times that the entire CPU went into	an idl	e sta	te and
unscheduled itself			
system.cpu1.idleCycles	3311		

```
# Total number of cycles that the CPU has spent unscheduled due to
idling
system.cpu1.quiesceCycles
                                                 74971
# Total number of cycles that CPU has spent guiesced or waiting for
an interrupt
system.cpu1.committedInsts
                                                 14864
# Number of Instructions Simulated
system.cpu1.committedOps
                                                 15345
# Number of Ops (including micro ops) Simulated
                                             0.977530
system.cpu1.cpi
# CPI: Cycles Per Instruction
system.cpu1.cpi_total
                                             0.977530
# CPI: Total CPI of All Threads
system.cpu1.ipc
                                             1.022987
# IPC: Instructions Per Cycle
system.cpu1.ipc_total
                                             1.022987
# IPC: Total IPC of All Threads
system.cpu1.int regfile reads
                                                22229
# number of integer regfile reads
system.cpu1.int_regfile_writes
                                                  8886
# number of integer regfile writes
system.cpu1.fp regfile writes
                                                   160
# number of floating regfile writes
system.cpu1.cc_regfile_reads
                                                 55842
# number of cc regfile reads
                                                 16476
system.cpu1.cc regfile writes
# number of cc regfile writes
system.cpu1.misc_regfile_reads
                                                 3667
# number of misc regfile reads
system.cpu1.misc_regfile_writes
                                                     8
# number of misc regfile writes
system.cpu1.dcache.tags.replacements
                                                     0
# number of replacements
system.cpu1.dcache.tags.tagsinuse
                                             5,604849
# Cycle average of tags in use
                                                  3198
system.cpu1.dcache.tags.total refs
# Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs
                                                    45
# Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs
                                            71.066667
# Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle
# Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data
                                                  5.604849
# Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data
                                                   0.005473
# Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total
                                               0.005473
# Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024
                                                            45
# Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0
                                                              45
# Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024
                                                       0.043945
```

```
# Percentage of cache occupancy per task id
                                                  6641
system.cpu1.dcache.tags.tag_accesses
# Number of tag accesses
system.cpu1.dcache.tags.data accesses
                                                  6641
# Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data
                                                    2809
# number of ReadReg hits
system.cpu1.dcache.ReadReq_hits::total
                                                  2809
# number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data
                                                      380
# number of WriteReg hits
system.cpu1.dcache.WriteReq_hits::total
                                                   380
# number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::cpu1.data
                                                         1
# number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq hits::total
                                                     1
# number of SoftPFReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data
                                                             1
# number of LoadLockedReg hits
system.cpu1.dcache.LoadLockedReq_hits::total
                                                         1
# number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data
                                                            1
# number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq hits::total
                                                        1
# number of StoreCondReq hits
                                                   3189
system.cpu1.dcache.demand hits::cpu1.data
# number of demand (read+write) hits
system.cpu1.dcache.demand hits::total
                                                  3189
# number of demand (read+write) hits
system.cpu1.dcache.overall hits::cpu1.data
                                                    3190
# number of overall hits
system.cpu1.dcache.overall_hits::total
                                                  3190
# number of overall hits
                                                        67
system.cpu1.dcache.ReadReg misses::cpu1.data
# number of ReadReg misses
system.cpu1.dcache.ReadReq_misses::total
                                                    67
# number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data
                                                         30
# number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total
                                                     30
# number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::cpu1.data
                                                           1
# number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total
                                                       1
# number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data
                                                               2
# number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReg misses::total
                                                           2
# number of LoadLockedReq misses
                                                              2
system.cpu1.dcache.StoreCondReq_misses::cpu1.data
# number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total
                                                          2
# number of StoreCondReg misses
                                                       97
system.cpu1.dcache.demand_misses::cpu1.data
```

```
# number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total
                                                   97
# number of demand (read+write) misses
                                                        98
system.cpu1.dcache.overall misses::cpu1.data
# number of overall misses
system.cpu1.dcache.overall misses::total
                                                   98
# number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data
                                                         1826500
# number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total
                                                     1826500
# number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data
                                                          1174250
# number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total
                                                      1174250
# number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data
                            # number of LoadLockedReg miss cycles
system.cpu1.dcache.LoadLockedReg miss latency::total
                                                             24000
# number of LoadLockedReg miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data
                                                                24000
# number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReg miss latency::total
                                                            24000
# number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data
                                                        3000750
# number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total
                                                   3000750
# number of demand (read+write) miss cycles
system.cpu1.dcache.overall miss latency::cpu1.data
                                                         3000750
# number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total
                                                     3000750
# number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data
                                                        2876
# number of ReadReg accesses(hits+misses)
system.cpu1.dcache.ReadReg accesses::total
                                                    2876
# number of ReadReg accesses(hits+misses)
system.cpu1.dcache.WriteReq accesses::cpu1.data
                                                          410
# number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total
                                                      410
# number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::cpu1.data
                                                             2
# number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total
                                                         2
# number of SoftPFReq accesses(hits+misses)
                                                                 3
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data
# number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total
                                                             3
# number of LoadLockedReg accesses(hits+misses)
system.cpu1.dcache.StoreCondReg accesses::cpu1.data
                                                                3
# number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total
                                                            3
# number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand accesses::cpu1.data
                                                       3286
# number of demand (read+write) accesses
system.cpu1.dcache.demand accesses::total
                                                   3286
```

```
# number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data
                                                       3288
# number of overall (read+write) accesses
system.cpu1.dcache.overall accesses::total
                                                   3288
# number of overall (read+write) accesses
system.cpu1.dcache.ReadReg miss rate::cpu1.data
                                                    0.023296
# miss rate for ReadReg accesses
                                                0.023296
system.cpu1.dcache.ReadReq_miss_rate::total
# miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data
                                                     0.073171
# miss rate for WriteReg accesses
system.cpu1.dcache.WriteReq_miss_rate::total
                                                 0.073171
# miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::cpu1.data
                                                      0.500000
# miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq miss rate::total
                                                  0.500000
# miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReg miss rate::cpu1.data
                                                          0.666667
# miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total
                                                      0.666667
# miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReg miss rate::cpu1.data
                                                         0.666667
# miss rate for StoreCondReg accesses
system.cpu1.dcache.StoreCondReg miss rate::total
                                                     0.666667
# miss rate for StoreCondReq accesses
system.cpu1.dcache.demand miss rate::cpu1.data
                                                   0.029519
# miss rate for demand accesses
system.cpu1.dcache.demand miss rate::total
                                               0.029519
# miss rate for demand accesses
system.cpu1.dcache.overall miss rate::cpu1.data
                                                    0.029805
# miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total
                                                0.029805
# miss rate for overall accesses
system.cpu1.dcache.ReadReg avg miss latency::cpu1.data 27261.194030
# average ReadReg miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 27261.194030
# average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 39141.666667
# average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 39141.666667
# average WriteReg miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data
12000
                            # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total
                            # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data
                            # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total
                                                               12000
# average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 30935.567010
# average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 30935.567010
# average overall miss latency
system.cpu1.dcache.overall avg miss latency::cpu1.data 30619.897959
```

```
# average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 30619.897959
# average overall miss latency
system.cpu1.dcache.blocked cycles::no mshrs
                                                        0
# number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets
                                                          0
# number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs
                                                     0
# number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets
                                                     0
# number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs
                                                          nan
# average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets
                                                            nan
# average number of cycles each access was blocked
system.cpu1.dcache.fast writes
                                                     0
# number of fast writes performed
                                                     0
system.cpu1.dcache.cache copies
# number of cache copies performed
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data
                                                           28
# number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total
                                                       28
# number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data
                                                            16
# number of WriteReq MSHR hits
                                                        16
system.cpu1.dcache.WriteReq_mshr_hits::total
# number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data
                                                          44
# number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total
                                                      44
# number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data
                                                           44
# number of overall MSHR hits
                                                       44
system.cpu1.dcache.overall mshr hits::total
# number of overall MSHR hits
                                                             39
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data
# number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total
                                                         39
# number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data
                                                              14
# number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total
                                                          14
# number of WriteReq MSHR misses
                                                                1
system.cpu1.dcache.SoftPFReq_mshr_misses::cpu1.data
# number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total
                                                            1
# number of SoftPFReq MSHR misses
                                                                    2
system.cpu1.dcache.LoadLockedReg mshr misses::cpu1.data
# number of LoadLockedReq MSHR misses
                                                                2
system.cpu1.dcache.LoadLockedReq_mshr_misses::total
# number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data
                                                                   2
# number of StoreCondReg MSHR misses
system.cpu1.dcache.StoreCondReg mshr misses::total
                                                               2
```

```
# number of StoreCondReg MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data
                                                            53
# number of demand (read+write) MSHR misses
system.cpu1.dcache.demand mshr misses::total
                                                       53
# number of demand (read+write) MSHR misses
                                                             54
system.cpu1.dcache.overall mshr misses::cpu1.data
# number of overall MSHR misses
system.cpu1.dcache.overall mshr misses::total
                                                         54
# number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data
                                                               943000
# number of ReadReg MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total
                                                           943000
# number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data
359750
                             # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReg mshr miss latency::total
                                                           359750
# number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::cpu1.data
                           # number of SoftPFReq MSHR miss cycles
9500
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total
                                                              9500
# number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReg mshr miss latency::cpu1.data
18000
                            # number of LoadLockedReg MSHR miss
cvcles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total
                            # number of LoadLockedReg MSHR miss
cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data
                            # number of StoreCondReg MSHR miss
18000
cvcles
system.cpu1.dcache.StoreCondReq mshr miss latency::total
18000
                            # number of StoreCondReq MSHR miss
cvcles
system.cpu1.dcache.demand mshr miss latency::cpu1.data
                                                             1302750
# number of demand (read+write) MSHR miss cvcles
system.cpu1.dcache.demand_mshr_miss_latency::total
                                                         1302750
# number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data
                                                              1312250
# number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total
                                                          1312250
# number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data
                                                          0.013561
# mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total
                                                     0.013561
# mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data
                                                           0.034146
# mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReg mshr miss rate::total
                                                      0.034146
# mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq mshr miss rate::cpu1.data
                                                            0.500000
# mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq mshr miss rate::total
                                                       0.500000
# mshr miss rate for SoftPFReg accesses
system.cpu1.dcache.LoadLockedReg mshr miss rate::cpu1.data
```

```
0.666667
                               # mshr miss rate for LoadLockedReg
accesses
system.cpu1.dcache.LoadLockedReg mshr miss rate::total
                                                           0.666667
# mshr miss rate for LoadLockedReg accesses
system.cpu1.dcache.StoreCondReg mshr miss rate::cpu1.data
0.666667
                               # mshr miss rate for StoreCondReg
accesses
system.cpu1.dcache.StoreCondReg mshr miss rate::total
                                                          0.666667
# mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand mshr miss rate::cpu1.data
                                                        0.016129
# mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total
                                                    0.016129
# mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data
                                                          0.016423
# mshr miss rate for overall accesses
system.cpu1.dcache.overall mshr miss rate::total
                                                     0.016423
# mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq avg mshr miss latency::cpu1.data
24179.487179
                                   # average ReadReq mshr miss
latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 24179.487179
# average ReadReg mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data
25696,428571
                                   # average WriteReg mshr miss
latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total
25696.428571
                                   # average WriteReq mshr miss
latency
system.cpu1.dcache.SoftPFReq avq mshr miss latency::cpu1.data
                           # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total
                           # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReg avg mshr miss latency::cpu1.data
                           # average LoadLockedReg mshr miss latency
9000
system.cpu1.dcache.LoadLockedReq avg mshr miss latency::total
                           # average LoadLockedReg mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data
9000
                           # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total
                           # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data
24580.188679
                                   # average overall mshr miss
latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 24580.188679
# average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data
                                   # average overall mshr miss
24300.925926
latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 24300.925926
# average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses
                                                    0
# Number of misses that were no-allocate
system.cpu1.icache.tags.replacements
                                                    0
# number of replacements
```

```
system.cpu1.icache.tags.tagsinuse
                                             6.374276
# Cycle average of tags in use
system.cpu1.icache.tags.total refs
                                                  4597
# Total number of references to valid blocks.
system.cpu1.icache.tags.sampled refs
                                                    53
# Sample count of references to valid blocks.
                                            86.735849
system.cpu1.icache.tags.avg refs
# Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle
# Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst
                                                   6.374276
# Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst
                                                    0.012450
# Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total
                                                0.012450
# Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024
                                                            53
# Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0
                                                              53
# Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024
                                                       0.103516
# Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag accesses
                                                  9377
# Number of tag accesses
system.cpu1.icache.tags.data_accesses
                                                  9377
# Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst
                                                    4597
# number of ReadReg hits
system.cpu1.icache.ReadReg hits::total
                                                  4597
# number of ReadReg hits
system.cpu1.icache.demand hits::cpu1.inst
                                                   4597
# number of demand (read+write) hits
system.cpu1.icache.demand hits::total
                                                  4597
# number of demand (read+write) hits
system.cpu1.icache.overall hits::cpu1.inst
                                                    4597
# number of overall hits
system.cpu1.icache.overall_hits::total
                                                  4597
# number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst
                                                        65
# number of ReadReq misses
system.cpu1.icache.ReadReq misses::total
                                                    65
# number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst
                                                       65
# number of demand (read+write) misses
system.cpu1.icache.demand_misses::total
                                                    65
# number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst
                                                        65
# number of overall misses
system.cpu1.icache.overall_misses::total
                                                    65
# number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst
                                                         3702999
# number of ReadReq miss cycles
system.cpu1.icache.ReadReq miss latency::total
                                                     3702999
# number of ReadReq miss cycles
```

```
system.cpu1.icache.demand_miss_latency::cpu1.inst
                                                       3702999
# number of demand (read+write) miss cycles
system.cpu1.icache.demand miss latency::total
                                                   3702999
# number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst
                                                        3702999
# number of overall miss cycles
system.cpu1.icache.overall miss latency::total
                                                    3702999
# number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst
                                                       4662
# number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReg accesses::total
                                                   4662
# number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst
                                                      4662
# number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total
                                                  4662
# number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst
                                                       4662
# number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total
                                                   4662
# number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst
                                                    0.013943
# miss rate for ReadReg accesses
system.cpu1.icache.ReadReg miss rate::total
                                                0.013943
# miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst
                                                   0.013943
# miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total
                                               0.013943
# miss rate for demand accesses
system.cpu1.icache.overall miss rate::cpu1.inst
                                                    0.013943
# miss rate for overall accesses
system.cpu1.icache.overall miss rate::total
                                                0.013943
# miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 56969.215385
# average ReadReg miss latency
system.cpu1.icache.ReadReg avg miss latency::total 56969.215385
# average ReadReg miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 56969.215385
# average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 56969.215385
# average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 56969.215385
# average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 56969.215385
# average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs
                                                    1033
# number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets
                                                          0
# number of cycles access was blocked
system.cpu1.icache.blocked::no mshrs
                                                    11
# number of cycles access was blocked
system.cpu1.icache.blocked::no_targets
# number of cycles access was blocked
system.cpu1.icache.avg blocked cycles::no mshrs
                                                   93.909091
# average number of cycles each access was blocked
```

```
system.cpu1.icache.avg_blocked_cycles::no_targets
                                                            nan
# average number of cycles each access was blocked
system.cpu1.icache.fast writes
# number of fast writes performed
                                                     0
system.cpu1.icache.cache copies
# number of cache copies performed
system.cpu1.icache.ReadReq mshr hits::cpu1.inst
                                                           12
# number of ReadReq MSHR hits
system.cpu1.icache.ReadReg mshr hits::total
                                                       12
# number of ReadReq MSHR hits
system.cpul.icache.demand mshr hits::cpul.inst
                                                          12
# number of demand (read+write) MSHR hits
                                                      12
system.cpu1.icache.demand_mshr_hits::total
# number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst
                                                           12
# number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total
                                                       12
# number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst
                                                             53
# number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total
                                                         53
# number of ReadReg MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst
                                                            53
# number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total
                                                        53
# number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst
                                                             53
# number of overall MSHR misses
system.cpu1.icache.overall mshr misses::total
                                                         53
# number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst
                                                              3106749
# number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total
                                                          3106749
# number of ReadReg MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst
                                                             3106749
# number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total
                                                         3106749
# number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst
                                                              3106749
# number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total
                                                          3106749
# number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst
                                                          0.011369
# mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total
                                                      0.011369
# mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst
                                                         0.011369
# mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total
                                                     0.011369
# mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst
                                                          0.011369
# mshr miss rate for overall accesses
system.cpu1.icache.overall mshr miss rate::total
                                                      0.011369
# mshr miss rate for overall accesses
```

```
system.cpu1.icache.ReadReg avg mshr miss latency::cpu1.inst
58617.905660
                                   # average ReadReq mshr miss
latency
system.cpu1.icache.ReadReg avg mshr miss latency::total 58617.905660
# average ReadReg mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst
58617.905660
                                   # average overall mshr miss
latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 58617.905660
# average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst
58617.905660
                                   # average overall mshr miss
latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 58617.905660
# average overall mshr miss latency
system.cpu1.icache.no allocate misses
                                                     0
# Number of misses that were no-allocate
system.membus.trans dist::ReadReg
                                                   871
# Transaction distribution
system.membus.trans dist::ReadResp
                                                   870
# Transaction distribution
system.membus.trans dist::Writeback
                                                     5
# Transaction distribution
                                                     9
system.membus.trans dist::UpgradeReg
# Transaction distribution
                                                     3
system.membus.trans dist::SCUpgradeReg
# Transaction distribution
system.membus.trans dist::UpgradeResp
                                                   12
# Transaction distribution
system.membus.trans dist::ReadExReq
                                                   169
# Transaction distribution
system.membus.trans dist::ReadExResp
                                                   169
# Transaction distribution
system.membus.pkt count system.cpu0.icache.mem side::system.mem ctrl
               1231
                                          # Packet count per
connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.mem_ctrl
s.port
                                          # Packet count per
                652
connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::system.mem_ctrl
s.port
                106
                                          # Packet count per
connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.mem_ctrl
                                          # Packet count per
s.port
connected master and slave (bytes)
system.membus.pkt_count::total
                                                  2063
# Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::system.mem_ctrls
             39360
                                         # Cumulative packet size
per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.mem_ctrls
                                         # Cumulative packet size
             20480
per connected master and slave (bytes)
system.membus.pkt size system.cpu1.icache.mem side::system.mem ctrls
```

.port 3392	# Cumulative packet size
per connected master and slave (bytes)	
system.membus.pkt_size_system.cpu1.dca	
.port 1024	# Cumulative packet size
per connected master and slave (bytes)	
system.membus.pkt_size::total	64256
# Cumulative packet size per connected	_
system.membus.snoops	45
# Total snoops (count)	1057
<pre>system.membus.snoop_fanout::samples # Request fanout histogram</pre>	1037
system.membus.snoop_fanout::mean	3
# Request fanout histogram	J
system.membus.snoop_fanout::stdev	0
# Request fanout histogram	· ·
system.membus.snoop_fanout::underflows	0 0.00%
0.00% # Request fanout histogram	
system.membus.snoop_fanout::0	0 0.00%
0.00% # Request fanout histogram	
system.membus.snoop_fanout::1	0 0.00%
0.00% # Request fanout histogram	
system.membus.snoop_fanout::2	0 0.00%
0.00% # Request fanout histogram	
<pre>system.membus.snoop_fanout::3</pre>	1057 100.00%
100.00% # Request fanout histogram	
<pre>system.membus.snoop_fanout::4</pre>	0 0.00%
100.00% # Request fanout histogram	
<pre>system.membus.snoop_fanout::overflows</pre>	0 0.00%
100.00% # Request fanout histogram	_
<pre>system.membus.snoop_fanout::min_value</pre>	3
# Request fanout histogram	
<pre>system.membus.snoop_fanout::max_value</pre>	3
# Request fanout histogram	1057
system.membus.snoop_fanout::total	1057
# Request fanout histogram	1271400
<pre>system.membus.reqLayer0.occupancy # Layer occupancy (ticks)</pre>	1371498
system.membus.regLayer0.utilization	3.1
# Layer utilization (%)	5.1
system.membus.respLayer1.occupancy	3274500
# Layer occupancy (ticks)	327-1300
system.membus.respLayer1.utilization	7.3
# Layer utilization (%)	
system.membus.respLayer2.occupancy	1721245
# Layer occupancy (ticks)	
system.membus.respLayer2.utilization	3.8
# Layer utilization (%)	
system.membus.respLayer5.occupancy	283500
# Layer occupancy (ticks)	
system.membus.respLayer5.utilization	0.6
# Layer utilization (%)	
system.membus.respLayer6.occupancy	276250
# Layer occupancy (ticks)	
system.membus.respLayer6.utilization	0.6

# Layer utilization (%)	
End Simulation Statistics	