




MSD: Mixing Signed Digit Representations for Hardware-efficient DNN Acceleration on FPGA with Heterogeneous Resources



Jiajun Wu, Jiajun Zhou, Yizhao Gao, Yuhao Ding, Ngai Wong, Hayden Kwok-Hay So


Department of Electrical and Electronic Engineering, University of Hong Kong

MOTIVATION



- Make bit-serial scheme more efficient than conventional parallel design
- To solve the problem of workload imbalance in bit-serial scheme

MORE INFORMATION IS HERE!



Paper in our group site!

MSD open-source in GitHub

Our work passes the artifact evaluation process

METHODOLOGY

Restricted Signed-Digit Representation (RSD)

Our Approach: Signed-digit representation

Let $X[i]$ (i-th bit in the number with n-bit) expand to 0, 1 and -1 ($\bar{1}$):

$$X = \sum_{i=0}^{n-1} (X[i] \times 2^i), \quad X[i] = \{0, 1, -1\}$$

Effectual bits (EB)

2's complement is a special case of signed-digit:

$$X = \sum_{i=0}^{n-1} (X[i] \times 2^i) \quad X[i] = \begin{cases} \{0, 1\} & \text{if } i \neq n-1 \\ \{0, -1\} & \text{if } i = n-1 \end{cases}$$

To solve the imbalance issue

| | |
|--------------------------------|--------------------------------------|
| $30 \text{ (int8)} = 00011110$ | $30 \rightarrow 24 = 00011\bar{1}10$ |
| $46 \text{ (int8)} = 00101110$ | $46 \rightarrow 40 = 00101\bar{1}10$ |
| $56 \text{ (int8)} = 00111000$ | $56 \rightarrow 48 = 00110000$ |


Restriction: EB = 2

Large quantization error 😞

Restrict EB: Restricted signed-digit (RSD)




| Original Numbers | 2's complement | EB = 2, | RSD | Error |
|--------------------------------|--------------------------------------|---------|--------------------------------|-------|
| $30 \text{ (int8)} = 00011110$ | $30 \rightarrow 24 = 00011\bar{1}10$ | 6 | $30 = 32 - 2 = 001000\bar{1}0$ | 0 |
| $46 \text{ (int8)} = 00101110$ | $46 \rightarrow 40 = 00101\bar{1}10$ | 6 | $48 = 32 + 16 = 00110000$ | 2 |
| $56 \text{ (int8)} = 00111000$ | $56 \rightarrow 48 = 00100000$ | 8 | $56 = 64 - 8 = 01000000$ | 0 |

Smaller quantization errors compared with 2's complement!




METHODOLOGY

Heterogeneous Architecture




- Bit-serial PE processes **RSD-based weights**, which need to be fine-tuned by QAT
- Bit-parallel PE processes standard weights. We need to **balance the workloads**

End-to-End Framework: Mixed-EB Quantization



RESULTS

Accuracy-speedup Trade-off



- We can reach a balance between accuracy and speedup in the red box side.
- Also, our results show that the **bit-serial with bit-sparsity** scheme is more efficient than the conventional bit-parallel multiplier design, in terms of latency.

Comparison

NORMALIZED LATENCY Performance with Accuracy on xc7z020

