


Design and simulate the LC-3 processor using VHDL




Register Files

- Register File consists of 8 registers:
 - Two 16-bit output busses: SR1 and SR2
 - One 16-bit input bus: DR
- Register is selected by:
 - SelSR1 selects the register to put on SR1
 - SelSR2 selects the register to put on SR2
 - SelDR selects the register to be written via DR when DRin is 1
- Behaves as a combinational logic block:
 - SelSR1 or SelSR2 valid => SR1 or SR2 valid after "access time."




Register Files



LC-3 Architecture 3

Single Bus Architecture



LC-3 Architecture 2 LC-3 Architecture

nstruction Set Architecture

- ISA = All of the programmer-visible components and operations of the computer
 - memory organization
 - address space -- how may locations can be addressed?
 - addressibility -- how many bits per location?
 - register set
 - how many? what size? how are they used?
 - instruction set
 - opcodes
 - data types
 - addressing modes
- ISA provides all information needed for someone that wants to write a program in machine language (or translate from a high-level language to machine language).

LC-3 Architecture

Memory and Registers

- Memory
 - address space: 2¹⁶ locations (16-bit addresses)
 - addressability: 16 bits
- Registers
 - temporary storage, accessed in a single machine cycle
 - accessing memory generally takes longer than a single cycle
 - eight general-purpose registers: R0 R7
 - each 16 bits wide
 - R7 is used to store the return address in subroutine jump
 - how many bits to uniquely identify a register?
 - other registers
 - not directly addressable, but used by (and affected by) instructions
 - PC (program counter), CC (condition codes), MAR (memory address register), MDR (memory data register)

Instruction Set

Opcodes

- 15 opcodes
- Operate instructions: ADD, AND, NOT
- Data movement instructions: LD, LDI, LDR, LEA, ST, STR, STI
- Control instructions: BR, JSR, JMP, RET, TRAP
- some opcodes set/clear *condition codes*, based on result:
 - N = negative, Z = zero, C = carry
- Data Types
 - 16-bit 2's complement integer
- Addressing Modes
 - How is the location of an operand specified?
 - non-memory addresses: immediate, register
 - memory addresses: PC-relative, indirect, base+ offset

LC-3 Architecture 7

Pata Processing Instructions

- Only three operations: ADD, AND, NOT
- Source and destination operands are registers
 - These instructions <u>do not</u> reference memory.
 - ADD and AND can use "immediate" mode, where one operand is hard-wired into the instruction.

LC-3 Architecture 6 LC-3 Architecture 8

Data Movement Instructions

- Load -- read data from memory to register.
 - LD: PC-relative mode
 - LDR: base+ offset mode
 - LDI: indirect mode
- Store -- write data from register to memory
 - ST: PC-relative mode
 - STR: base+ offset mode
 - STI: indirect mode
- Load effective address -- compute address, save in register
 - LEA: immediate mode
 - does not access memory


LC-3 Architecture

Control Instructions

- Used to alter the sequence of instructions (by changing the Program Counter)
- Conditional Branch : BR[nzc]
 - branch is taken if a specified condition is true
 - signed offset is added to PC to yield new PC
 - else, the branch is not taken
 - PC is not changed, points to the next sequential instruction
- Unconditional Branch : JMP, JSR, RET
 - always changes the PC
- TRAP
 - changes PC to the address of an OS "service routine"
 - routine will return control to the next instruction (after TRAP)

Branch Instruction

- Branch specifies one or more condition codes.
- If the set bit is specified, the branch is taken.
 - PC-relative addressing: target address is made by adding signed offset (IR[8:0]) to current PC.
 - Note: PC has already been incremented by FETCH stage.
 - Note: Target must be within 256 words of BR instruction.
- If the branch is not taken, the next sequential instruction is executed.




LC-3 Architecture 11

Condition Codes

- LC-3 has three condition code registers:
 - N -- negative
 - Z -- zero
 - C -- carry
- Set by any instruction that writes a value to a register (ADD, AND, NOT, LD, LDR, LDI, LEA)
- Exactly <u>one</u> will be set at all times
 - Based on the last instruction that altered a register

LC-3 Architecture 10 LC-3 Architecture 12

Instruction Format




LC-3 Architecture 13

NOT R3 R5


IR 1001 011 101 111111

Register Addressing Modes

NOT R3, R5



Immediate Addressing Mode




LC-3 Architecture 15

PC-Relative Addressing Mode

- Want to specify address directly in the instruction
 - But an address is 16 bits, and so is an instruction!
 - After subtracting 4 bits for opcode and 3 bits for register, we have 9 bits available for address.
- Solution:
 - Use the 9 bits as a <u>signed offset</u> from the current PC.
- 9 bits: $-256 \le \text{offset} \le +255$
- Can form any address X, such that: PC-256 ≤ X ≤ PC+255
- Remember that PC is incremented as part of the FETCH phase;
- This is done <u>before</u> the EVALUATE ADDRESS stage.

LC-3 Architecture 14 LC-3 Architecture 16

C-Relative Addressing Mode




LC-3 Architecture 17

e + Offset Addressing Mode

- With PC-relative mode, can only address data within 256 words of the instruction.
 - What about the rest of memory?
- Solution # 2:
 - Use a register to generate a full 16-bit address.
- 4 bits for opcode, 3 for src/dest register,3 bits for base register -- remaining 6 bits are used as a signed offset.
 - Offset is sign-extended before adding to base register.

e + Offset Addressing Mode




LC-3 Architecture 19

Indirect Addressing Mode

- With PC-relative mode, can only address data within 256 words of the instruction.
 - What about the rest of memory?
- Solution # 1:
 - Read address from memory location, then load/store to that address.
- First address is generated from PC and IR (just like PC-relative addressing), then content of that address is used as target for load/store.

LC-3 Architecture 18 LC-3 Architecture 20

Indirect Addressing Mode



Instruction Set

	_				
	0.0.0.0	NIZO		0 " 10	DO Deleger
BR	0000	N Z C		Coffset9	PC-Relative
ADD	0001	DR	SR1	0 0 0 SR2	Register
	0001	DR	SR1	1 Imm5	Immediate
LD	0010	DR	P	Coffset9	PC-Relative
ST	0011	Rs	F	Coffset9	PC-Relative
JSR	0100	0 0 0	Base	000000	Base register
	0100	1	PCc	ffset11	PC-Relative
AND	0101	DR	SR1	0 0 0 SR2	Register
	0101	DR	SR1	1 Imm5	Immediate
LDR	0110	DR	Base	offset6	Base+offset
STR	0111	Rs	Base	offset6	Base+offset
					1
NOT	1001	DR	Rs	111111	Register
LDI	1010	DR	P	Coffset9	Indirect
STI	1011	Rs	Р	Coffset9	Indirect
JMP	1100	000	Base	000000	Base register
RET	1101	000	R7	000000	register
LEA	1110	DR	F	Coffset9	PC-Relative
TRAP	1111	000	0 T	rapVector8	Psudo-Direct
			_	•	

Instruction Set

Operation	opcode	Example	Macro-operation	Addressing mode
	1001	NOT R1, R2	R1← ~ R2	Register
	0101	AND R1, R2, R3	R1← R2 & R3	Register
Data Processing	0101	AND R1, R2, #x2	R1← R2 & x2	Immeadate
Processing	0001	ADD R1, R2, R3	R1← R2 + R3	Register
	0001	ADD R1, R2, #x2	R1← R2 + x0002	Immeadate
	0010	LD R1, x123	R1← M[PC+ x0123]	Relative
	0110	LDR R1, R2, x12	R1← M[R2+ x12]	Base-Offset
	1010	LDI R1, x123	R1← M[M[PC+ x123]]	Indirect
Data Movement	1110	LEA R1, x123	R1← PC + x123	Relative
Wovement	0011	ST R1, x123	M[PC+ x0123] ← R1	Relative
	0111	STR R1, R2, x12	M[R2+ x12] ← R1	Base-Offset
	1011	STI R1, x123	M[M[PC+ x123]] ← R1	Indirect
Program	0000	BR[nzc] x123	If [nzc] PC← PC + x123	Relative
Control	1100	JMP R1	PC← R1	Register
	0100	JSR R1	R7←PC; PC←R1	Register
	0100	JSR x123	R7←PC; PC← PC + x123	Relative
	1101	RET	PC← R7	Implicit

LC-3 Architecture 23

Sample Program

Address	Instruction	Comments
x 3000	1 1 1 0 0 0 1 0 1 1 1 1 1 1 1 1	R1 ¬ x3100 (PC+ 0xFF)
x3001	0 1 0 1 0 1 1 0 1 1 0 0 0 0 0	R3 ¬ 0
x3002	0 1 0 1 0 1 0 1 0 0 1 0 1 0 0 0 0 0	R2 ¬ 0
x 3003	0 0 0 1 0 1 0 1 0 1 0 1 0 0 1 0 0	R2 ¬ 12
x3004	0 0 0 0 0 0 0 1 0 0 0 0 0 0 1 0 1	If Z, goto x300A (PC+5)
x 3005	0 1 1 0 1 0 0 0 0 1 0 0 0 0 0	Load next value to R4
x 3006	0 0 0 1 <u>0 1 1</u> <u>0 1 1</u> 0 0 0 0 <u>0 0 1</u>	Add to R3
x 3007	0 0 0 1 0 0 1 0 0 1 1 0 0 0 0 1	Increment R1 (pointer)
X3008	0 0 0 1 0 1 0 1 0 1 1 1 1 1 1	Decrement R2 (counter)
x 3009	0 0 0 0 1 1 1 1 1 1 1 1 1 0 1 0	Goto x3004 (PC-6)

LC-3 Architecture 22 LC-3 Architecture 24

Program (1 of 2)


٦																	
	Address		Instruction								Comments						
	x 3000	0	1	0	1	0	1	0	0	1	0	1	0	0	0	0 0	R2 - 0 (counter)
	x 3001	0	0	1	0	0	1	1	0	0	0	0	1	0	0	0 0	R3 ¬ M[x3102] (ptr)
	x 3002	1	1	1	1	0	0	0	0	0	0	1	0	0	0	1 1	Input to R0 (TRAP x23)
1	x 3003	0	1	1	0	0	0	1	0	1	1	0	0	0	0	0 0	R1 ¬ M[R3]
	x 3004	0	0	0	1	1	0	0	0	0	1	1	1	1	1	0 0	R4 ¬ R1 – 4 (EOT)
	x 3005	0	0	0	0	0	1	0	0	0	0	0	0	1	0	0 0	If Z, goto x300E
	x 3006	1	0	0	1	0	0	1	0	0	1	1	1	1	1	1 1	R1 ¬ NOT R1
	x 3007	0	0	0	1	0	0	1	0	0	1	1	0	0	0	0 1	R1 ¬ R1 + 1
	X3008	0	0	0	1	0	0	1	0	0	1	0	0	0	0	0 0	R1 ¬ R1 + R0
	x 3009	0	0	0	0	1	0	1	0	0	0	0	0	0	0	0 1	If N or C, goto x300B

25 LC-3 Architecture


Program (2 of 2)

Ψ		
Address	Instruction	Comments
ж300A	0 0 0 1 <u>0 1 0 0 1 0</u> 1 <u>0 0 0 0 1</u>	R2 ¬ R2 + 1
ж300B	0 0 0 1 0 1 1 0 1 1 1 0 0 0 1	R3 ¬ R3 + 1
x300C	0 1 1 0 0 0 1 0 1 1 0 0 0 0 0 0	R1 ¬ M[R3]
x 300D	0 0 0 0 1 1 1 1 1 1 1 1 1 0 1 1 0	Goto x3004
x 300E	0 0 1 0 0 0 0 0 0 0 0 0 1 0 0	R0 - M[x3013]
x 300F	0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 1 0	R0 - R0 + R2
x 3010	1 1 1 1 0 0 0 0 0 0 1 0 0 0 1	Print R0 (TRAP x21)
x 3011	1 1 1 1 0 0 0 0 0 0 1 0 0 1 0 1	HALT (TRAP x25)
X3012	Starting Address of File	
x 3013	0 0 0 0 0 0 0 0 0 0 1 1 0 0 0 0	ASCI1 x30 ('0')

Single Bus Architecture




Sasic Single Bus Architecture




26


Register Transfer Logic



Register Transfer Logic




Register Transfer Logic



LC-3 Architecture


Instruction Cycle



30

31


Fetch Cycle Architecture SelDR DRin — MARin 16 Address bus Internal System R/W -2 0100 1010 0001 1100 Memory Urit Data bus Src2 Src1 R/W MDR IRin Control MDRout ALUout Unit R/W Control bus LC-3 Architecture 33



NOT (Register) Architecture SelDR DRin -MARin MAR 16 Address bus Internal System Bus R/W 16/ 0100 1010 0001 1100 +2 Memory Unit 16 Data bus R/W 1001 DR SR 111 111 MDR CC CCin Control NZC 3/ ALUout MDRout Unit R/W Control bus

LC-3 Architecture


LC-3 Architecture




could be the same register.


35

AND (Register) Architecture SelDR DRin -








D (Immediate) Architecture SelDR DRin MARin MAR 16 Address bus Internal System Bus R/W 16/ 0100 1010 0001 1100 +2 Memory Unit 16 Data bus SelSExt R/W 0x01 DR \$R1 1 Imm5 MDR CC CCin Control NZC 3/ ALUout MDRout Unit R/W Control bus LC-3 Architecture 39




(PC-Relative) Architecture SelDR DRin -MARin 16 Address bus Internal System Bus R/W 0100 1010 0001 1100 +2 Memory Unit 16 16 16 Data bus SelSExt R/W 0010 DR PCoffset9 MDR CCin Control NZC 3/ MDRout ALUout Unit R/W Control bus 41 LC-3 Architecture










(Base+ Offset) Architecture SelDR DRin -MARin 16 Address bus Internal System Bus R/W 16/ 0100 1010 0001 1100 +2 Memory Unit 16 16 16 Data bus SelSExt R/W ADD NOT 0110 DR BR Offset6 AND TrSrc1 MDR CCin Control NZC 3/ MDRout ALUout Unit R/W Control bus 45 LC-3 Architecture










(PC-Relative) Architecture SelDR DRin -MARin 16 Address bus Internal System Bus R/W 0100 1010 0001 1100 +2 Memory Unit 16 16 16 16 Data bus SelSExt 73 0011 SR PCoffset9 MDR CCin Control NZC 3/ MDRout ALUout Unit R/W Control bus LC-3 Architecture 49








(Base+ Offset) Architecture SelDR DRin -MARin 16 Address bus Internal System R/W 0100 1010 0001 1100 +2 Memory Unit 16 Data bus SelSExt 28 0111 SR BR Offset6 MDR **CCin** Control NZC 3 MDRout Unit R/W Control bus LC-3 Architecture 53



R (PC-Relative) Architecture SelDR DRin -MARin MAR 16 Address bus Internal System Bus R/W +2 0100 1010 0001 1100 Memory Unit 16 Data bus SelSExt R/W 0000 NZC PCoffset9 MDR CC CCin Control NZC 3/ ALUout MDRout Unit R/W Control bus LC-3 Architecture 55

JMP (Register)

- ♦ Jump is an unconditional branch -- <u>always</u> taken.
 - Target address is the contents of a register.
 - Allows any target address.



MP (Register) Architecture SelDR DRin MARin Address bus Internal System R/W 0100 1010 0001 1100 +2 Memory Unit 16 16 16 16 Data bus SelSExt SExt R/W 1100 000 BR 000000 MDR Control NZC 3 MDRout ALUout Unit R/W Control bus


57


58

LC-3 Architecture


LC-3 Architecture

JSR (Register/ PC-Relative) JSR 0100000 Base 000000 JSR 0100 1 PCoffset11 PCEBase PCEPC+SExt(IR[10:0])





RET (Register)



LC-3 Architecture 61

RET (Register) Architecture SeIDR ___ MARin Address bus Internal System Bus R/W +2 0100 1010 0001 1100 Memory Unit 16/16/16/16/ 16 Data bus SelSExt R/W ADD 1101 000 R7 000000 MDR CC CCin Control NZC 3/ ALUout MDRout Unit R/W Control bus 62 LC-3 Architecture


TRAP

TRAP 1 1 1 1 0 0 0 0 TrapVector8


Calls a service routine, identified by 8-bit "trap vector."


vector	routine
x23	input a character from the keyboard
x21	output a character to the monitor
x25	halt the program


When routine is done, PC is set to the instruction following TRAP.





LC-3 Architecture 63












mory-mapped I/O revisited



Simple Polling Routines

69

START	LDI	R1, A	;Loop if Ready not set
	BRzp	START	
	LDI	R0, B	;If set, load char to R0
	BR	NEXT_TASK	
Α	.FILL	xFE00	;Address of KBSR
В	.FILL	xFE02	;Address of KBDR
Input a	characte	r from keyboard	

LC-3 Architecture

START	LDI BRzp	R1, A START	;Loop if Ready not set			
	STI BR	R0, B NEXT_TASK	;If set, send char to DDR			
Α	.FILL	xFE04	;Address of DSR			
В	.FILL	xFE06	;Address of DDR			
Output a character to the monitor						

d Echo: combine the above

```
START LDI
               R1.KBSR
                              ;Loop if KB not ready
       BRzp
               START
       LDI
               R0,KBDR
                              :Get character
                              ;Loop if monitor not ready
ECHO LDI
               R1.CRTSR
       BRzp
               ECHO
       STI
               R0.CRTDR
                              ;Send character
       BR
               NEXT TASK
KBSR
       .FILL
               xFE00
                              :Address of KBSR
KBDR
       .FILL
               xFE02
                              :Address of KBDR
               xFE04
DSR
       .FILL
                              :Address of DSR
       .FILL
               xFE06
                              ;Address of DDR
DDR
```


LC-3 Architecture 71

Example: Print a string

```
R1, STR
       LEA
                            ;Load address of string
LOOP LDR
              R0, R1, #0
                            get next char to R0
              DONE
       BRZ
                            string ends with 0
LP2
      LDI
              R3. DSR
                            ;Loop until MON is ready
       BRzp LP2
       STI
              R0, DDR
                            :Write next character
                            Set address to next char
       ADD
              R1, R1, #1;
       BR
              LOOP
STR
       .STRINGZ "Char String"
DONE HALT
```

LC-3 Architecture 70 LC-3 Architecture 72

Complete Architecture SeIDR -MARin 16 Address bus Internal System Bus R/W 0100 1010 0001 1100 +2 R7 Memory Unit 16 16 16 16 Data bus SelSExt SExt R/W ADD NOT 1010 011 111 0 01 100 AND TrSrc1 MDR CC CCin Control NZC 3/ MDRout ALUout Unit R/W Control bus LC-3 Architecture 73



Architecture (MUX version)

