File: C:\Documents and Settings\kgnam\My Documents_myLectures\2007.2\Machine Structures\reports\LC: $3_processor\alu.vhd$ 2005-06-05, 12:01:04

```
library IEEE;
use IEEE.std_logic_1164.all;
       ieee.std_logic_signed.all;
entity alu is
 port(s1,s2:in std_logic_vector(15 downto 0);
         controls:in std_logic_vector(1 downto 0);
        c_flag:out std_logic;
      result:out std_logic_vector(15 downto 0));
end alu:
architecture behav_alu of alu is
signal results:std_logic_vector(15 downto 0);
 process(controls)
  begin
  case controls is
    when "00" =>
        results<=s1;
    when "01" =>
        results<=s1+s2:
        when "10"=>
                results<=s1 and s2;
        when others =>
                 results<= not(s1);
   end case:
        if(controls="01") then
                 c_flag <= (s1(15) \text{ and } \&2(15)) \text{ or } ((s1(15) \text{ xor } s2(15)) \text{ and } (\text{not results}(15)));
        else
                 c_flag<='0';
        end if;
  end process;
        result<=results:
end architecture behav_alu;
```

File: C:\Documents and Settings\kgnam\My Documents_myLectures\2007.2\Machine Structures\reports\LC $3_{processor}$ \control.vhd 2005-06-05, 10:03:28

```
library ieee;
use ieee.std_logic_1164.all;
USE ieee.std_logic_arith.all;
entity control is
port( irout:in std_logic_vector(15 downto 0);
                clk,clear,n,z,c:in std_logic;
                selmux1, selmux2, drin, marin, mdrin, irin, mdrmuxs, pcin, pccontrol, cset, rw:out
std_logic;
                alucontrol, selbus, sexts: out std_logic_vector(1 downto 0);
                sels1,sels2,seldr:out std_logic_vector(2 downto 0));
end entity;
architecture rtl of control is
        type states is (start,fetch0,fetch1,fetch2,exec0,exec1,exec2,exec3,exec4);
        signal state:states;
begin
process(state,n,z,c,clk,clear)
begin
if (clear='1') then
state<=start;
else
        if(clk'event and clk='0')then
                case state is
                         when start =>
                                 state<=fetch0:
                                 selmux1<='0';
                                 selmux2<='0':
                                 drin⇔'0';
                                 marin<='0':
                                 mdrin<='0';
                                 irin⇔'0';
                                 mdrmuxs<='0':
                                 pcin⇔'0';
                                 pccontrol<='0':
                                 cset <= '0';
                                 rw<='0';
                                 alucontrol<="00":
                                 selbus<="00";
                                 sexts<="00"
                                 sels1<="000"
                                 sels2<="000";
                                 seldr<="000":
                        when fetch0 ⇒
                                 se | mux1<='0'
                                 selmux2<='0';
                                 drin⇔'0';
                                 mdrin<='0':
                                 irin⇔'0';
                                 mdrmuxs<='0':
                                 cset ← '0';
                                 rw<='0';
                                 alucontrol<="00";
                                 sexts<="00";
                                 sels1<="000";
                                 sels2<="000";
                                 seldr<="000";
                                 selbus<="00";
                                 marin<='1';
```

File: C:\Documents and Settings\kgnam\My Documents_myLectures\2007.2\Machine Structures\reports\LC: $3_processor\control.vhd$ 2005-06-05, 10:03:28

```
pcin←'1';
                               pccontrol<='0';
                               state<=fetch1;
                        when fetch1 ⇒
                               marin<='0':
                               pcin⇐'0';
                               rw<='0';
                               mdrin<='1';
                               mdrmuxs<='0';
                               state<=fetch2:
                        when fetch2 ⇒
                               mdrin<='0':
                               irin¢'1';
                               selbus<="10":
                               state<=exec0;
                        when exec0 =>
                               irin⇔'0':
                               case irout(15 downto 12) is
                                       when "0000"=>
                                               if ((irout(11)=n) and (irout(10)=z) and
(irout(9)=c))then
                                                       selmux1<='1';
                                                       selmux2<='1';
                                                       selbus<="01":
                                                       alucontrol<="01";
                                                       pcin<='1':
                                                       pccontrol<='1';
                                                       sexts<="10":
                                               end if;
                                               state<=fetch0:
                                       when "0001"=>
                                               case irout(5) is
                                                       when '1'=>
                                                               selmux1<='0';
                                                               selmux2<='1':
                                                               sels1<=irout(8 downto 6);
                                                               seldr<=irout(11 downto 9);
                                                               sexts<="00":
                                                               alucontrol<="01";
                                                                                       --add
                                                               selbus<="01":
                                                               drin<='1';
                                                               cset<='1';
                                                       when others=>
                                                               seImux1<='0';
                                                               selmux2<='0':
                                                               sels1<=irout(8 downto 6);
                                                               seldr<=irout(11 downto 9);
                                                               sels2<=irout(2 downto 0);
                                                               alucontrol<="01";
                                                               selbus<="01":
                                                               drin<='1':
                                                               cset<='1';
                                               end case:
                                               state<=fetch0:
                                       when "0010"=>
                                                       selmux1<='1':
                                                       selmux2<='1';
                                                       sexts<="10":
                                                       alucontrol<="01";
                                                       selbus<="01";
```

File: C:\Documents and Settings\kgnam\My Documents_myLectures\2007.2\Machine Structures\reports\LC $3_{processor}$ \control.vhd 2005-06-05, 10:03:28

```
marin<='1';
               state<=exec1;
when "0011"=>
               selmux1<='1';
               selmux2<='1';
               sexts<="10":
               alucontrol<="01";
               selbus<="01";
               marin<='1';
               state<=exec1;
when "0100"=>
               selmux1<='1';
               alucontrol<="00";
               selbus<="01";
               seldr<="111";
               drin<='1':
               state<=exec1:
when "0101"=>
       case irout(5) is
               when '1'=>
                       selmux1<='0':
                        selmux2<='1'
                       sels1<=irout(8 downto 6);
                        seldr<=irout(11 downto 9);
                        sexts<="00";
                       alucontrol<="10":
                        selbus<="01";
                       drin<='1':
                       cset<='1';
               when others=>
                        selmux1<='0';
                        selmux2<='0'
                       sels1<=irout(8 downto 6);
                        seldr<=irout(11 downto 9);
                        sels2<=irout(2 downto 0);
                       alucontrol<="10";
                       selbus<="01":
                       drin<='1';
                        cset<='1';
       end case:
       state<=fetch0;
when "0110"=>
               sels1<=irout(8 downto 6);
               selmux1<='0';
               selmux2<='1':
               sexts<="01";
               alucontrol<="01":
               selbus<="01";
               marin<='1';
               state<=exec1;
when "0111"=>
               sels1<=irout(8 downto 6);
               selmux1<='0';
               selmux2<='1';
               sexts<="01":
               alucontrol<="01";
               selbus<="01";
               marin<='1';
               state<=exec1;
when "1001"=>
               sels1<=irout(8 downto 6);
               selmux1<='0';
```

File: C:\Documents and Settings\kgnam\My Documents_myLectures\2007.2\Machine Structures\reports\LC: $3_processor\control.vhd$ 2005-06-05, 10:03:28

alucontrol<="11";

```
selbus<="01":
                               seldr<=irout(11 downto 9);
                               drin<='1';
                               cset<='1';
                               state<=fetch0;
               when "1010"=>
                               selmux1<='1';
                               selmux2<='1';
                               sexts<="10";
                               alucontrol<="01";
                               selbus<="01";
                               marin<='1':
                               state<=exec1;
               when "1011"=>
                               selmux1<='1':
                               selmux2<='1';
                               sexts<="10":
                               alucontrol<="01";
                               selbus<="01";
                               marin<='1':
                               state<=exec1;
               when "1100"=>
                               sels1<=irout(8 downto 6);
                               seImux1<='0';
                               alucontrol<="00":
                               selbus<="01";
                               pcin<='1':
                               pccontrol<='1';
                               state<=fetch0:
               when "1101"=>
                               sels1<="111":
                               selmux1<='0';
                               alucontrol<="00";
                               selbus<="01":
                               pcin<='1';
                               pccontrol<='1':
                               state<=fetch0;
               when others=>
                               selmux1<='1':
                               selmux2<='1';
                               sexts<="10":
                               alucontrol<="01";
                               selbus<="01";
                               cset<='1';
                               seldr<=irout(11 downto 9);
                               drin<='1':
                               state<=fetch0;
       end case:
when exec1 =>
       case irout(15 downto 12) is
               when "0010"=>
                               selmux1<='0';
                               selmux2<='0';
                               sexts<="00":
                               alucontrol<="00";
                               selbus<="00";
                               marin<='0';
                               rw<='0';
                               mdrin<='1';
```

Page: 4

File: C:\Documents and Settings\kgnam\My Documents_myLectures\2007.2\Machine Structures\reports\LC $3_{processor}$ \control.vhd 2005-06-05, 10:03:28

```
mdrmuxs<='0';
               state<=exec2;
when "0011"=>
               selmux2<='0';
               sexts<="00";
               marin<='0';
               mdrin<='1';
               mdrmuxs<='1';
               selmux1<='0';
               sels1<=irout(11 downto 9);
               alucontrol<="00";
               selbus<="01":
               state<=exec2;
when "0100"=>
               seldr<="000":
               drin<='0';
               case irout(11) is
                        when '1'=>
                               seImux1<='1';
                               selmux2<='1';
                               sexts<="11";
                               alucontrol<="01";
                               selbus<="01";
                               pcin<='1':
                               pccontrol<='1';
                        when others =>
                               sels1<=irout(8 downto 6);
                               selmux1<='0':
                               alucontrol<="00";
                               selbus<="01";
                               pcin<='1';
                               pccontrol<='1';
               end case:
               state<=fetch0;
when "0110"=>
               sels1<="000";
               selmux2<='0';
               sexts<="00":
               alucontrol<="00";
               selbus<="00":
               marin<='0';
               rw<='0';
               mdrin<='1':
               mdrmuxs<='0';
               state<=exec2;
when "0111"=>
               selmux2<='0';
               sexts<="00":
               marin<='0';
               mdrin<='1';
               mdrmuxs<='1';
               selmux1<='0';
               sels1<=irout(11 downto 9);
               alucontrol<="00";
               selbus<="01";
               state<=exec2;
```

File: C:\Documents and Settings\kgnam\My Documents_myLectures\2007.2\Machine Structures\reports\LC: $3_{processor}$ \control.vhd 2005-06-05, 10:03:28

```
when "1010"=>
                               seImux1<='0';
                               selmux2<='0';
                               sexts<="00";
                               alucontrol<="00";
                               selbus<="00";
                               marin<='0';
                               rw<='0';
                               mdrin<='1';
                               mdrmuxs<='0';
                               state<=exec2:
               when "1011"=>
                               selmux1<='0';
                               selmux2<='0';
                               sexts<="00";
                               alucontrol<="00";
                               selbus<="00";
                               marin<='0';
                               rw<='0':
                               mdrin<='1';
                               mdrmuxs<='0';
                               state<=exec2:
               when others=>
                               state<=fetch0:
       end case:
when exec2 =>
       case irout(15 downto 12) is
               when "0010"=>
                               mdrin<='0';
                               seldr<=irout(11 downto 9);
                               drin<='1':
                               selbus<="10":
                               cset<='1':
                               state<=fetch0;
               when "0011"=>
                               mdrin<='0':
                               mdrmuxs<='0';
                               selmux1<='0':
                               sels1<="000";
                               alucontrol<="00";
                               selbus<="00";
                               rw<='1':
                               state<=fetch0;
               when "0110"=>
                               mdrin<='0';
                               seldr<=irout(11 downto 9);
                               drin<='1';
                              selbus<="10"
                               cset<='1';
                               state<=fetch0:
               when "0111"=>
                               mdrin<='0';
                               mdrmuxs<='0';
                               selmux1<='0';
```

File: C:\Documents and Settings\kgnam\My Documents_myLectures\2007.2\Machine Structures\reports\LC $3_{processor}$ \control.vhd 2005-06-05, 10:03:28

```
sels1<="000";
                               alucontrol<="00";
                               selbus<="00";
                               rw<='1':
                               state<=fetch0;
               when "1010"=>
                               mdrin<='0';
                               selbus<="10";
                               marin<='1':
                               state<=exec3;
               when "1011"=>
                               mdrin<='0';
                               selbus<="10";
                               marin<='1';
                               state<=exec3;
               when others=>
                               state<=fetch0:
        end case:
when exec3 =>
        case irout(15 downto 12) is
               when "1010"=>
                               selbus<="00":
                               marin<='0';
                               rw<='0':
                               mdrin<='1';
                               mdrmuxs<='0';
                               state<=exec4;
               when "1011"=>
                               marin<='0':
                               mdrin<='1':
                               mdrmuxs<='1';
                               selmux1<='0'
                               sels1<=irout(11 downto 9);
                               alucontrol<="00";
                               selbus<="01";
                               state<=exec4;
               when others=>
                               state<=fetch0;
        end case;
when others ⇒
        case irout(15 downto 12) is
               when "1010"=>
                               mdrin<='0';
                               seldr<=irout(11 downto 9);
                               drin<='1';
                               selbus<="10";
                               cset<='1'
                               state<=fetch0:
               when "1011"=>
                               mdrin<='0';
```

File: C:\Documents and Settings\kgnam\My Documents_myLectures\2007.2\Machine Structures\reports\LC: 3_processor\control.vhd 2005-06-05, 10:03:28

File: C:\Documents and Settings\kgnam\My Documents_myLectures\2007.2\Machine Structures\reports\LC 3_processor\drdec.vhd 2005-06-04, 5:57:36

```
library ieee;
use ieee.std_logic_1164.all;
entity drdec is
         port( inen:in std_logic;
                          seldr:in std_logic_vector(2 downto 0);
                          drin:out std_logic_vector(7 downto 0));
end entity drdec;
architecture rtl of drdec is
process (seldr)
begin
if(inen='1') then
         casé seldr is
                  when "000" => drin <="00000001";
                 when "001" => drin <= "00000010";
when "010" => drin <= "00000100";
                 when "011" => drin <="00001000";
                 when "100" => drin <="00010000";
when "101" => drin <="00100000";
                 when "110" => drin <="01000000";
                 when others => drin <="100000000";
         end case;
else
         drin<="00000000";
end if;
end process;
end architecture rtl;
```

Page: 8 Page: 1

File: C:\Documents and Settings\kgnam\My Documents_myLectures\2007.2\Machine Structures\reports\LC 3_processor\ir.vhd 2005-06-04, 10:01:16

```
library ieee;
use ieee.std_logic_1164.all;
entity ir is
        port(
               irin:in std_logic_vector(15 downto 0);
                        clear, clk, irins: in std_logic;
                        irout:out std_logic_vector(15 downto 0));
end entity ir;
architecture rtl of ir is
process(clear,clk,irin)
        begin
        if (clear ='1') then
                irout<="000000000000000";
        else
                if(clk'event and clk='1') then
                        if (irins='1') then
                        irout <= irin;
                        end if;
                end if:
        end if;
end process;
end architecture rtl:
```

File: C:\Documents and Settings\kgnam\My Documents_myLectures\2007.2\Machine Structures\reports\LC $3_processor\lc3.vhd$ 2005-06-05, 6:56:28

```
library IEEE;
use IEEE.std_logic_1164.all;
entity Ic3 is
        port (clk,clear:in std_logic;
                         busstate:out std_logic_vector(15 downto 0));
end entity;
architecture rtl of lc3 is
signal
s1,s2,re,pcout,sextout,irout,marout,mdrin,mdrout,memout,busout,rfs1,rfs2:std_logic_vector(15
signal alucontrols, selbus, sexts:std_logic_vector(1 downto 0);
signal
selmux1, selmux2, drins, marins, mdrins, irins, mdrmuxs, pcins, pccontrols, csets, rw, c, nout, zout, cout:std_I
signal sels1s, sels2s, seldrs:std_logic_vector(2 downto 0);
component alu
 port(s1,s2:in std_logic_vector(15 downto 0);
         controls:in std_logic_vector(1 downto 0);
        c_flag:out std_logic;
      result:out std_logic_vector(15 downto 0));
end component;
component control
port( irout:in std_logic_vector(15 downto 0);
                 clk,clear,n,z,c:in std_logic;
                 selmux1, selmux2, drin, marin, mdrin, irin, mdrmuxs, pcin, pccontrol, cset, rw:out
std_logic;
                 alucontrol, selbus, sexts: out std_logic_vector(1 downto 0);
                 sels1,sels2,seldr:out std_logic_vector(2 downto 0));
end component;
component ir
        port(
                irin:in std_logic_vector(15 downto 0);
                         clear, clk, irins: in std_logic;
                         irout:out std_logic_vector(15 downto 0));
end component;
component mar
        port (
                marin:in std_logic_vector(15 downto 0);
                         clear, clk, marins: in std_logic;
                         marout:out std_logic_vector(15 downto 0));
end component;
component mdr
        port(
                mdrin:in std_logic_vector(15 downto 0);
                         clear, clk, mdrins: in std_logic;
                         mdrout:out std_logic_vector(15 downto 0));
end component:
component mem
port( address, wdata: in std_logic_vector(15 downto 0);
                 rw:in std_logic;
                 rdata:out std_logic_vector(15 downto 0));
end component:
component muxbus
port(pcout,aluout,mdrout:in std_logic_vector(15 downto 0);
```

File: C:\Documents and Settings\kgnam\My Documents_myLectures\2007.2\Machine Structures\reports\LC 3_processor\lc3.vhd 2005-06-05, 6:56:28

```
sels:in std_logic_vector(1 downto 0);
        busout:out std_logic_vector(15 downto 0));
end component;
component muxs
port(in1,in2:in std_logic_vector(15 downto 0);
        sels:in std_logic;
        outdata:out_std_logic_vector(15 downto 0));
end component;
component nzc
port( data:in std_logic_vector(15 downto 0);
                         c_flag, clear, clk, inen: in std_logic;
                         n,z,c:out std_logic);
end component;
component pc
                pcload:in std_logic_vector(15 downto 0);
        port(
                        pccontrol, clear, clk, pcin: in std_logic;
                         pcout:buffer std_logic_vector(15 downto 0));
end component;
component regf
                regin:in std_logic_vector(15 downto 0);
        port(
                         clear, clk, drin: in std_logic;
                         seldr,sels1,sels2:in std_logic_vector(2 downto 0);
                         s1out,s2out:out std_logic_vector(15 downto 0));
end component;
component sext
        port(
                irout:in std_logic_vector(10 downto 0);
                         selir:in std_logic_vector(1 downto 0);
                         sext:out std_logic_vector(15 downto 0));
end component;
u0: alu port map(s1,s2,alucontrols,c,re);
u1: control port
map(irout,clk,clear,nout,zout,cout,selmux1,selmux2,drins,marins,mdrins,irins,mdrmuxs,pcins,pccontr
ols, csets, rw, alucontrols, selbus, sexts, sels1s, sels2s, seldrs);
u2: ir port map(busout,clear,clk,irins,irout);
u3: mar port map(busout.clear.clk.marins.marout):
u4: mdr port map(mdrin,clear,clk,mdrins,mdrout);
u5: mem port map(marout, mdrout, rw, memout);
u6: muxbus port map(pcout, re, mdrout, selbus, busout);
u7: muxs port map (pcout, rfs1, selmux1, s1);
u8: muxs port map (sextout, rfs2, selmux2, s2);
u9: muxs port map (busout, memout, mdrmuxs, mdrin);
u10:nzc port map (busout,c,clear,clk,csets,nout,zout,cout);
u11:pc port map(busout,pccontrols,clear,clk,pcins,pcout);
u12:regf port map(busout,clear,clk,drins,seldrs,sels1s,sels2s,rfs1,rfs2);
u13:sext port map(irout(10 downto 0),sexts,sextout);
busstate<=busout:
end architecture:
```

Page: 1

File: C:\Documents and Settings\kgnam\My Documents_myLectures\2007.2\Machine Structures\reports\LC $3_processor\mar.vhd$ 2005-06-04, 10:03:36

```
library ieee;
use ieee.std_logic_1164.all;
entity mar is
        port( marin:in std_logic_vector(15 downto 0);
                        clear, clk, marins: in std_logic;
                        marout:out std_logic_vector(15 downto 0));
end entity mar;
architecture rtl of mar is
begin
process(clear,clk,marin)
        begin
        if (clear ='1') then
                marout<="0000000000000000":
        else
                if(clk'event and clk='1') then
                        if (marins='1') then
                        marout <= marin;
                        end if;
                end if:
        end if:
end process;
end architecture rtl:
```

File: C:\Documents and Settings\kgnam\My Documents_myLectures\2007.2\Machine Structures\reports\LC 3_processor\mdr.vhd 2005-06-04, 10:10:02

```
library ieee;
use ieee.std_logic_1164.all;
entity mdr is
        port(
               mdrin:in std_logic_vector(15 downto 0);
                        clear,clk,mdrins:in std_logic;
                        mdrout:out std_logic_vector(15 downto 0));
end entity mdr;
architecture rtl of mdr is
process(clear,clk,mdrin)
        begin
        if (clear ='1') then
                mdrout <= "0000000000000000";
        else
                if(clk'event and clk='1') then
                        if (mdrins='1') then
                        mdrout <= mdrin;
                        end if;
                end if:
        end if:
end process;
end architecture rtl;
```

Page: 1

File: C:\Documents and Settings\kgnam\My Documents_myLectures\2007.2\Machine Structures\reports\LC 3_processor\mem.vhd 2005-06-05, 5:45:04

```
library IEEE;
use IEEE.std_logic_1164.all;
entity mem is
port( address,wdata:in std_logic_vector(15 downto 0);
                rw:in std_logic;
                rdata:out std_logic_vector(15 downto 0));
end entity;
architecture rtl of mem is
begin
process (address, wdata, rw)
variable a :std_logic_vector(15 downto 0);
begin
       case rw is
                                --write
                        if(address="000000000100110") then
                                a:=wdata;
                       end if;
                when others=>
                                case address is
                                       when "00000000000000000"=>
                                                               rdata<="010000000011100"; --Id
                                       when "000000000000010"=>
                                                               rdata<="1010001000011010"; -- Idi
                                       when "000000000000100"=>
                                                               rdata<="011001000000010"; -- Idr
                                       when "000000000000110"=>
                                                               rdata<="000110000000001"; --add
                                       when "000000000001000"=>
                                                               rdata<="0001101000100110"; --add
                                       when "00000000001010"=>
                                                               rdata<="0101110000000001"; --and
                                       when "00000000001100"=>
                                                               rdata<="0101111000101101"; --and
                                       when "000000000001110"=>
                                                               rdata<="1001101000111111"; --not
                                       when "000000000010000"=>
                                                               rdata<="0011111000010100";--st
                                       when "000000000010010"=>
                                                               rdata<="0111110000000110":--str
                                       when "000000000010100"=>
                                                               rdata<="1011100000001110"; --sti
                                       when "00000000010110"=>
                                                               rdata<="1110111000110100"; -- lea
                                       when "00000000011000"=>
                                                               rdata<="000000000101100"; --br
                                       when "000000000011110"=>
                                                               rdata<="000000000100000";
                                       when "000000000100000"=>
                                                               rdata<="000000000010000";
                                       when "000000000100010"=>
                                                               rdata<="000000001001100";
                                       when "000000000100100"=>
                                                               rdata<="000000000100110";
                                       when "000000001000110"=>
                                                               rdata<="0100100000000000";
                                       when "000000001001000"=>
                                                               rdata<="0100000111000000";
                                       when "000000001001010"=>
```

File: C:\Documents and Settings\kgnam\My Documents_myLectures\2007.2\Machine Structures\reports\LC: 3_processor\mem.vhd 2005-06-05, 5:45:04

 $\label{eq:rdata} $$ rdata<="1100000010000000";--jmp when "000000001001100"=> $$ rdata<="1101000111000000";--ret when others=> $$ rdata<="00000000000000000";$

end case;

end case; end process; end architecture; File: C:\Documents and Settings\kgnam\My Documents_myLectures\2007.2\Machine Structures\reports\LC 3_processor\muxbus.vhd 2005-06-04, 10:52:12

```
library IEEE;
use IEEE.std_logic_1164.all;
entity muxbus is
busout:out std_logic_vector(15 downto 0));
end entity muxbus;
architecture rtl of muxbus is
process (sels)
begin
case sels is
when "00"=>
       busout <= pcout;
when "01"=>
       busout<=aluout;
when others =>
       busout<=mdrout;
end case;
end process;
end architecture rtl;
```

Page: 2 Page: 1

File: C:\Documents and Settings\kgnam\My Documents_myLectures\2007.2\Machine Structures\reports\LC: $3_processor\muxs.vhd$ 2005-06-04, 10:47:30

```
library IEEE;
use IEEE.std_logic_1164.all;
entity muxs is
port(in1,in2:in std_logic_vector(15 downto 0);
        sels:in std_logic;
       outdata:out_std_logic_vector(15 downto 0));
end entity muxs;
architecture rtl of muxs is
process (sels)
begin
case sels is
when '1'=>
       outdata<=in1;
when others =>
       outdata<=in2:
end case;
end process;
end architecture rtl;
```

 $\label{localization} File: C:\Documents and Settings\kgnam\My Documents_myLectures\2007.2\Machine Structures\reports\LC 3_processor\nzc.vhd 2005-06-04, 9:34:44$

```
library IEEE;
use IEEE.std_logic_1164.all;
entity nzc is
         port( data:in std_logic_vector(15 downto 0);
                           c_flag,clear,clk,inen:in std_logic;
                           n,z,c:out std_logic);
end entity nzc;
architecture rtl of nzc is
process(clear,clk,inen)
         begin
if (clear ='1') then
                  n<='0';
                  z<='0';
                  c<='0';
         else
                   if(clk'event and clk='1') then
                           if (inen='1') then
                           n<=data(15);
z<=not(data(0)or data(1)or data(2)or data(3)or data(4)or data(5)or data(6)or data(7)or data(8)or data(9)or data(10)or data(11)or data(12)or data(13)or data(14)or
data(15));
                           c<=c_flag;
                           end if;
                  end if;
         end if;
end process:
end architecture rtl;
```

Page: 1 Page: 1

File: C:\Documents and Settings\kgnam\My Documents_myLectures\2007.2\Machine Structures\reports\LC $3_processor\pc.vhd 2005-06-04, 9:49:38$

```
library_IEEE;
use IEEE.std_logic_1164.all;
     ieee.std_logic_signed.all;
entity pc is
      pcout:buffer std_logic_vector(15 downto 0));
end entity pc;
architecture rtl of pc is
process(clear,clk,pcin,pccontrol)
      begin
if (clear ='1') then
              pcout<="0000000000000000";
       else
              if(clk'event and clk='1') then
                     if (pcin='1') then
                            if (pccontrol='1') then
                                  pcout <= pcload;
                                  pcout<=pcout+"10";
                            end if;
                    end if;
              end if;
      end if:
end process;
end architecture rtl:
```

File: C:\Documents and Settings\kgnam\My Documents_myLectures\2007.2\Machine Structures\reports\LC 3_processor\reg.vhd 2005-06-04, 5:22:46

```
library ieee;
use ieee.std_logic_1164.all;
entity reg is
       port( regin:in std_logic_vector(15 downto 0);
                      clear, clk, drin: in std_logic;
                     out0:out std_logic_vector(15 downto 0));
end entity reg;
architecture rtl of reg is
begin
process(clear,clk,drin)
     if(clk'event and clk='1') then
                     if (drin='1') then
                     out0 <= regin;
                     end if;
              end if;
       end if;
end process;
end architecture rtl;
```

Page: 1 Page: 1

File: C:\Documents and Settings\kgnam\My Documents_myLectures\2007.2\Machine Structures\reports\LC: $3_processor\regf.vhd$ 2005-06-04, 6:07:12

```
library ieee;
use ieee.std_logic_1164.all;
entity regf is
        port( regin:in std_logic_vector(15 downto 0);
                         clear, clk, drin: in std_logic;
                         seldr,sels1,sels2:in std_logic_vector(2 downto 0);
                         s1out,s2out:out std_logic_vector(15 downto 0));
end entity regf;
architecture rtl of regf is
signal inr,outr0,outr1,outr2,outr3,outr4,outr5,outr6,outr7:std_logic_vector(15 downto 0);
signal dregin:std_logic_vector(7 downto 0);
component reg
        port(
                regin:in std_logic_vector(15 downto 0);
                         clear, clk, drin: in std_logic;
                         out0:out std_logic_vector(15 downto 0));
end component;
component drdec
        port( inen:in std_logic;
                         seldr:in std_logic_vector(2 downto 0);
                         drin:out std_logic_vector(7 downto 0));
end component;
u1: drdec port map(drin, seldr, dregin);
u2:
       reg port map(regin,clear,clk,dregin(0),outr0);
u3:
       reg port map(regin,clear,clk,dregin(1),outr1);
        reg port map(regin,clear,clk,dregin(2),outr2);
u5:
       reg port map(regin,clear,clk,dregin(3),outr3);
reg port map(regin,clear,clk,dregin(4),outr4);
u6:
       reg port map(regin,clear,clk,dregin(5),outr5);
u8:
       reg port map(regin,clear,clk,dregin(6),outr6);
u9:
        reg port map(regin,clear,clk,dregin(7),outr7);
process(sels1)
begin
        CASE sels1 IS
                 WHEN "000" ⇒ s1out coutr0;
                 WHEN "001" => s1out coutr1:
                 WHEN "010" ⇒ s1out coutr2;
                 WHEN "011" ⇒ s1out coutr3;
                 WHEN "100" ⇒ s1out coutr4;
                 WHEN "101" ⇒ s1out coutr5;
                 WHEN "110" => s1out ←outr6:
                 WHEN OTHERS => s1out<=outr7;
        END CASE:
end process;
process(sels2)
begin
        CASE sels2 IS
                 WHEN "000" ⇒ s2out coutr0:
                 WHEN "001" ⇒ s2out coutr1;
                 WHEN "010" ⇒ s2out coutr2;
                 WHEN "011" ⇒ s2out coutr3;
                 WHEN "100" => s2out ←outr4;
                 WHEN "101" ⇒ s2out coutr5;
                 WHEN "110" ⇒ s2out coutr6;
                 WHEN OTHERS => s2out<=outr7;
```


File: C:\Documents and Settings\kgnam\My Documents_myLectures\2007.2\Machine Structures\reports\LC $3_processor\regf.vhd$ 2005-06-04, 6:07:12

```
END CASE;
end process;
end architecture rtl;
```

Page: 1 Page: 2

File: C:\Documents and Settings\kgnam\My Documents_myLectures\2007.2\Machine Structures\reports\LC: $3_{processor}$ \sext.vhd 2005-06-05, 9:28:24

```
library ieee;
use ieee.std_logic_1164.all;
entity sext is
       sext:out std_logic_vector(15 downto 0));
end entity sext;
architecture rtl of sext is
process(selir)
begin
case selir is
       when "00"=>
               case irout(4) is
                       when '1'=>
                              sext = "11111111111" & irout (4 downto 0);
                       when others ⇒
                              sext = "00000000000" & irout (4 downto 0);
               end case;
        when "01"=>
               case irout(5) is
                              sext ← "1111111111"&irout (5 downto 0);
                       when others \Rightarrow
                              sext <= "00000000000" & irout (5 downto 0);
               end case;
       when "10"=>
               case irout(8) is
                       when '1'=>
                              sext ← "1111111"&irout(8 downto 0);
                       when others ⇒
                              sext = "0000000" & irout (8 downto 0);
               end case;
        when others=>
               case irout(10) is
                       when '1'=>
                              sext⇐"11111"&irout(10 downto 0);
                       when others \Rightarrow
                              sext ← "00000" & irout (10 downto 0);
               end case;
end case;
end process;
end architecture rtl;
```



1AX+plus II File Edit ⊻ie		Assign Utilities Options Win		* *	00.00	1						-
		医多甲基基甲基		2- 2	88 BG Q							
Start: 0.0ns	+ +	End: 1.0us Inter	val: [1.0us									
Name:	Value:	0.0ns 80.0ns 160.0ns	240.0ns 320	.Ons	400.0ns	480.0ns	560.0ns	640.0ns	720.0ns	800.0ns	880.0r	ns 960.0n
/ muxbus:u6 sels	BXX	00	240,0110 020		0 X	01	V	00	=	10 X	01	V
/muxbus:u6 busout	D.M.	000000000000000000000000000000000000000	X00000000000000001	\sim	-			X000000000		- XX	01	~
muxs:u7 in1	-	000000000000000000000000000000000000000			00000010		v :			000000010	-	^ <u>-</u>
	-		000000000		V		_^	0000000000000		V		
muxs:u7 outdata		00000	00000000			00000000000		00000000000	000		^	
muxs:u8 outdata		000000000000000	Vanananananan	w	W/\	V		Vaccanana	200010	W//		V
□ muxs:u9 in1	-	000000000000000000000000000000000000000	(000000000000000000001	U.A	<u></u>	<u></u>	*	X0000000000	JUUU1U X	AX_	-	<u> </u>
muxs:u9 in2	-	***************************************	V	·W	- Y Y	0100000000	011100	Vannanana	W	100		V
inzc:u10 data	-	0000000000000000	X00000000000000001		XX	X	-	X0000000000		- XX	-	X
pc:u11 pcload	-	000000000000000000000000000000000000000	X00000000000000001		<u>XX</u>	<u> </u>		X0000000000		XX_	-	X
pc:u11 pcout	-	0000000000000000			00000010		<u> X</u>	Х	747	000000010		
	-	000000000000000000000000000000000000000	X0000000000000001	0 X	<u>XX</u>	<u> </u>		X0000000000	000010 🗶	XX_	· .	X
	B XXX		000		X1	<u> 1X</u>		000		X	11 X	000
	B XXX					000						
	B XXX					000						
	B XXX		000		X1	11 X		000		X	11 X	000
	-	000000000000000000000000000000000000000	000000000000000000000000000000000000000	0)(- **	- X		(00000000000	000010	- X X	-	Χ
/ regf:u12 reg:u2 out0	-					00000000000	0000000					
	-	000000000000000000000000000000000000000	000000000000000000000000000000000000000	0)(- ***	- X		(00000000000	000010	- **	-	X
/ regf:u12 reg:u3 out0						00000000000	0000000					
		000000000000000000000000000000000000000	(00000000000000001	O.X	- 100	- X		(000000000000	000010	- XX		χ -
iregf:u12 reg:u4 out0						00000000000	0000000					
Ø regf.u12 reg:u5 regin		000000000000000000000000000000000000000	(00000000000000000000000000000000000000	0 🗶	- XX	- X		X0000000000	000010	- X X	-	χ - 1
/ regf:u12 reg:u5 out0						0000000000	0000000					
/ regf:u12 reg:u6 regin		000000000000000000000000000000000000000	(00000000000000000000000000000000000000	0 🗶	- XX	- : X	-	X0000000000	000010 🖹	- X X		χ - :
/ regf:u12 reg:u6 out0	-					0000000000	0000000					
/ regf:u12 reg:u7 regin	-	000000000000000000000000000000000000000	000000000000000000000000000000000000000	0 🗶	- X X	- X	-	X0000000000	000010 🖁	- X X	-	χ -
/ regf:u12 reg:u7 out0	-			_		0000000000	0000000					
		0000000000000000	X00000000000000001	o¥	- X X	- X		X0000000000	000010 🖹	- X X	-	γ -
/ regf:u12 reg:u8 out0	-				AU\	0000000000	0000000					
/ regf.u12 reg:u9 regin		0000000000000000	X00000000000000001	O.Y	- X X	. Y		X0000000000	000010 ¥	- X X		ν -
pregr.u12 regru9 out0	-		000000000000		Av_				00000000000			
sext:u13 irout	_	0000000000						00000011100				
sext:u13 selir	ВXX					. 00						
	X			***************************************		**********					******	
△ [alu:u0]:913.IN1	^	p	******************	*****	************	*********	***********	***********	*********	**********	*******	**************
AL LINE												
		f		$\overline{}$								