

Design made by the team comprising of:

- Mayank Gupta, 210101002
- Ayush Joshi, 210100036
- Soham Rahul Inamdar, 210100149
- Harsh Amit Shah, 210100063

RST: Reset State

'1' → Register_reset	
----------------------	--

S0: Common Initial State

PC → Mem_Address	Memory Read
Mem_Data → T1	T1-Enable
if ($T1_{15-14} = 00$ and $T1_{12} = 0$) then Go to S1 else Go to S2	

ADD:

S1: Fetching instruction

PC → ALU-A	ADD
+2 → ALU-B	
ALU-C → PC	PC enable
if ($(!Z \text{ and } T1_0) \text{ or } (!C \text{ and } T1_1) = 1$) then Back to S1	

S3: Understand and read operands

$T1_{11-9} \rightarrow \text{RF-A1}$	T2-Enable
$T1_{8-6} \rightarrow \text{RF-A2}$	T3-Enable
RF-D1 → T2	
RF-D2 → T3	

S6: Execution

T2 → ALU-A	
T3 → ALU-B	

ALU-C \rightarrow T2	ADD
if (TL ₁₅ = 0) then ALU-zero \rightarrow Z	Set zero flag
if (T1 ₁₅₋₁₂ = 0000) then ALU-carry \rightarrow C	Set carry flag

S13: Store

if (T1 ₁₅₋₁₄ = 00 and T1 ₁₂ = 1) then T1 ₅₋₃ \rightarrow RF-D3 elsif (T1 ₁₅₋₁₂ = 0001) then T1 ₈₋₆ \rightarrow RF-D3 else T1 ₁₁₋₉ \rightarrow RF-D3	RFW-Enable
if (T1 ₁₅₋₁₃ = 100) then PC \rightarrow RF-A3 else T2 \rightarrow RF-A3	

ADC:

S1: Fetching instruction

PC \rightarrow ALU-A	ADD
+2 \rightarrow ALU-B	
ALU-C \rightarrow PC	PC enable
if ((!Z and T1 ₀) or (!C and T1 ₁) = 1) then Back to S1	

S3: Understand and read operands

T1 ₁₁₋₉ \rightarrow RF-A1	T2-Enable
T1 ₈₋₆ \rightarrow RF-A2	T3-Enable
RF-D1 \rightarrow T2	
RF-D2 \rightarrow T3	

S6: Execution

T2 \rightarrow ALU-A	
T3 \rightarrow ALU-B	
ALU-C \rightarrow T2	ADD
if (TL ₁₅ = 0) then	Set zero flag

ALU-zero \rightarrow Z	
if ($T1_{15-12} = 0000$) then ALU-carry \rightarrow C	Set carry flag

S13: Store

if ($T1_{15-14} = 00$ and $T1_{12} = 1$) then $T1_{5-3} \rightarrow$ RF-D3 elseif ($T1_{15-12} = 0001$) then $T1_{8-6} \rightarrow$ RF-D3 else $T1_{11-9} \rightarrow$ RF-D3	RFW-Enable
if ($T1_{15-13} = 100$) then PC \rightarrow RF-A3 else T2 \rightarrow RF-A3	

ADZ:

S1: Fetching instruction

PC \rightarrow ALU-A	ADD
+2 \rightarrow ALU-B	
ALU-C \rightarrow PC	PC enable
if ($(\neg Z$ and $T1_0)$ or $(\neg C$ and $T1_1) = 1$) then Back to S1	

S3: Understand and read operands

$T1_{11-9} \rightarrow$ RF-A1	T2-Enable
$T1_{8-6} \rightarrow$ RF-A2	T3-Enable
RF-D1 \rightarrow T2	
RF-D2 \rightarrow T3	

S6: Execution

T2 \rightarrow ALU-A	
T3 \rightarrow ALU-B	
ALU-C \rightarrow T2	ADD
if ($TL_{15} = 0$) then ALU-zero \rightarrow Z	Set zero flag
if ($T1_{15-12} = 0000$) then	Set carry flag

ALU-carry \rightarrow C	
---------------------------	--

S13: Store

if ($T1_{15-14} = 00$ and $T1_{12} = 1$) then $T1_{5-3} \rightarrow \text{RF-D3}$ elsif ($T1_{15-12} = 0001$) then $T1_{8-6} \rightarrow \text{RF-D3}$ else $T1_{11-9} \rightarrow \text{RF-D3}$	RFW-Enable
if ($T1_{15-13} = 100$) then $\text{PC} \rightarrow \text{RF-A3}$ else $T2 \rightarrow \text{RF-A3}$	

ADI:

S2: Fetching instruction

$\text{PC} \rightarrow \text{Mem_Address}$	Memory Read
$\text{Mem_Data} \rightarrow T1$	T1-Enable
$\text{PC} \rightarrow \text{ALU-A}$	ADD
$+2 \rightarrow \text{ALU-B}$	
$\text{ALU-C} \rightarrow \text{PC}$	PC enable

S4: Understand and read operands

$T1_{11-9} \rightarrow \text{RF-A1}$	T2-Enable
$\text{RF-D1} \rightarrow T2$	

S7: Execution

$T2 \rightarrow \text{ALU-A}$	
$T1_{5-0} \rightarrow \text{SE } 10 \rightarrow \text{ALU-B}$	ADD
$\text{ALU-C} \rightarrow T2$	
if ($\text{TL}_{14} \text{ xor } \text{TL}_{12} = 1$) then $\text{ALU-zero} \rightarrow Z$	Set zero flag
if ($\text{!TL}_{14} \cdot T1_{12} = 1$) then $\text{ALU-carry} \rightarrow C$	Set carry flag

S13: Store

if ($T1_{15-14} = 00$ and $T1_{12} = 1$) then $T1_{5-3} \rightarrow \text{RF-D3}$ elseif ($T1_{15-12} = 0001$) then $T1_{8-6} \rightarrow \text{RF-D3}$ else $T1_{11-9} \rightarrow \text{RF-D3}$	RFW-Enable
if ($T1_{15-13} = 100$) then $\text{PC} \rightarrow \text{RF-A3}$ else $T2 \rightarrow \text{RF-A3}$	
$T2 \rightarrow \text{RF-D3}$	RFW-Enable
$T1_{8-6} \rightarrow \text{RF-A3}$	

NDU:

S1: Fetching instruction

$\text{PC} \rightarrow \text{ALU-A}$	ADD
$+2 \rightarrow \text{ALU-B}$	
$\text{ALU-C} \rightarrow \text{PC}$	PC enable
if ($(\neg Z \text{ and } T1_0) \text{ or } (\neg C \text{ and } T1_1) = 1$) then Back to S1	

S3: Understand and read operands

$T1_{11-9} \rightarrow \text{RF-A1}$	T2-Enable
$T1_{8-6} \rightarrow \text{RF-A2}$	T3-Enable
$\text{RF-D1} \rightarrow T2$	
$\text{RF-D2} \rightarrow T3$	

S6: Execution

$T2 \rightarrow \text{ALU-A}$	
$T3 \rightarrow \text{ALU-B}$	
$\text{ALU-C} \rightarrow T2$	NAND
if ($TL_{15} = 0$) then $\text{ALU-zero} \rightarrow Z$	Set zero flag
if ($T1_{15-12} = 0000$) then $\text{ALU-carry} \rightarrow C$	Set carry flag

S13: Store

if ($T1_{15-14} = 00$ and $T1_{12} = 1$) then $T1_{5-3} \rightarrow \text{RF-D3}$ elsif ($T1_{15-12} = 0001$) then $T1_{8-6} \rightarrow \text{RF-D3}$ else $T1_{11-9} \rightarrow \text{RF-D3}$	RFW-Enable
if ($T1_{15-13} = 100$) then $\text{PC} \rightarrow \text{RF-A3}$ else $T2 \rightarrow \text{RF-A3}$	

NDC:

S1: Fetching instruction

$\text{PC} \rightarrow \text{ALU-A}$	ADD
$+2 \rightarrow \text{ALU-B}$	
$\text{ALU-C} \rightarrow \text{PC}$	PC enable
if ($(\neg Z \text{ and } T1_0) \text{ or } (\neg C \text{ and } T1_1) = 1$) then Back to S1	

S3: Understand and read operands

$T1_{11-9} \rightarrow \text{RF-A1}$	T2-Enable
$T1_{8-6} \rightarrow \text{RF-A2}$	T3-Enable
$\text{RF-D1} \rightarrow T2$	
$\text{RF-D2} \rightarrow T3$	

S6: Execution

$T2 \rightarrow \text{ALU-A}$	
$T3 \rightarrow \text{ALU-B}$	
$\text{ALU-C} \rightarrow T2$	NAND
if ($TL_{15} = 0$) then $\text{ALU-zero} \rightarrow Z$	Set zero flag
if ($T1_{15-12} = 0000$) then $\text{ALU-carry} \rightarrow C$	Set carry flag

S13: Store

if ($T1_{15-14} = 00$ and $T1_{12} = 1$) then $T1_{5-3} \rightarrow \text{RF-D3}$ elsif ($T1_{15-12} = 0001$) then	RFW-Enable
--	------------

$T_{18-6} \rightarrow \text{RF-D3}$ else $T_{111-9} \rightarrow \text{RF-D3}$	
if ($T_{115-13} = 100$) then $\text{PC} \rightarrow \text{RF-A3}$ else $T_2 \rightarrow \text{RF-A3}$	

NDZ:

S1: Fetching instruction

$\text{PC} \rightarrow \text{ALU-A}$	ADD
$+2 \rightarrow \text{ALU-B}$	
$\text{ALU-C} \rightarrow \text{PC}$	PC enable
if ($(\neg Z \text{ and } T_{10}) \text{ or } (\neg C \text{ and } T_{11}) = 1$) then Back to S1	

S3: Understand and read operands

$T_{111-9} \rightarrow \text{RF-A1}$	T2-Enable
$T_{18-6} \rightarrow \text{RF-A2}$	T3-Enable
$\text{RF-D1} \rightarrow T_2$	
$\text{RF-D2} \rightarrow T_3$	

S6: Execution

$T_2 \rightarrow \text{ALU-A}$	
$T_3 \rightarrow \text{ALU-B}$	
$\text{ALU-C} \rightarrow T_2$	NAND
if ($T_{115} = 0$) then $\text{ALU-zero} \rightarrow Z$	Set zero flag
if ($T_{115-12} = 0000$) then $\text{ALU-carry} \rightarrow C$	Set carry flag

S13: Store

if ($T_{115-14} = 00 \text{ and } T_{112} = 1$) then $T_{15-3} \rightarrow \text{RF-D3}$ elsif ($T_{115-12} = 0001$) then $T_{18-6} \rightarrow \text{RF-D3}$ else $T_{111-9} \rightarrow \text{RF-D3}$	RFW-Enable
--	------------

if ($T1_{15-13} = 100$) then $PC \rightarrow RF-A3$ else $T2 \rightarrow RF-A3$	
--	--

LHI:

S2: Fetching instruction

$PC \rightarrow ALU-A$	ADD
$+2 \rightarrow ALU-B$	
$ALU-C \rightarrow PC$	PC-Enable

S4: Understand and read operands

$T1_{11-9} \rightarrow RF_A1$	
$RF_D1 \rightarrow T2$	T2-Enable

S8: Execution

$T1_{8-0} \rightarrow T2$	T2-Enable
$T2 \rightarrow 7LShifter$	Left_Shift_by_7bits
$7LShifter \rightarrow T2$	T2-Enable

S19: Store

$T2 \rightarrow RF_D3$	RF-WE
$T1_{11-9} \rightarrow RF_A3$	

LW:

S2: Fetching instruction

$PC \rightarrow ALU-A$	ADD
$+2 \rightarrow ALU-B$	
$ALU-C \rightarrow PC$	PC-Enable

S5: Understand and read operands

$T1_{8-6} \rightarrow RF_A1$	
-------------------------------	--

RF_D1 \rightarrow T2	T2-Enable
------------------------	-----------

S7: Execution

T2 \rightarrow ALU-A	
T1 ₅₋₀ \rightarrow SE 10 \rightarrow ALU-B	ADD
ALU-C \rightarrow T2	
if (TL ₁₄ xor TL ₁₂ = 1) then ALU-zero \rightarrow Z	Set zero flag
if (!TL ₁₄ · T1 ₁₂ = 1) then ALU-carry \rightarrow C	Set carry flag

S14: Load memory into register

T2 \rightarrow Mem_Address	MRD
Mem_Data \rightarrow T2	T2-E

S13: Store

if (T1 ₁₅₋₁₄ = 00 and T1 ₁₂ = 1) then T1 ₅₋₃ \rightarrow RF-D3 elsif (T1 ₁₅₋₁₂ = 0001) then T1 ₈₋₆ \rightarrow RF-D3 else T1 ₁₁₋₉ \rightarrow RF-D3	RFW-Enable
if (T1 ₁₅₋₁₃ = 100) then PC \rightarrow RF-A3 else T2 \rightarrow RF-A3	

SW:

S2: Fetching instruction

PC \rightarrow ALU-A	ADD
+2 \rightarrow ALU-B	
ALU-C \rightarrow PC	PC-Enable

S3: Understand and read operands

T1 ₈₋₆ \rightarrow RF_A1	
RF_D1 \rightarrow T2	T2-Enable

$T1_{11-9} \rightarrow RF_A2$	
$RF_D2 \rightarrow T3$	

S7: Execution

$T2 \rightarrow ALU-A$	
$T1_{5-0} \rightarrow SE\ 10 \rightarrow ALU-B$	ADD
$ALU-C \rightarrow T2$	
if ($TL_{14} \text{ xor } TL_{12} = 1$) then $ALU\text{-}zero \rightarrow Z$	Set zero flag
if ($!TL_{14} \cdot T1_{12} = 1$) then $ALU\text{-}carry \rightarrow C$	Set carry flag

S15: Store value to memory

$T2 \rightarrow Mem_Address$	Memory write
$T3 \rightarrow Mem_Data$	

S19: Store

$T1_{11-9} \rightarrow RF_A3$	RF-WE
$T2 \rightarrow RF_D3$	

LM:

S2: Fetching instruction

$PC \rightarrow ALU-A$	ADD
$+2 \rightarrow ALU-B$	
$ALU-C \rightarrow PC$	PC-Enable

S4: Understand and read operands

$T1_{11-9} \rightarrow RF_A1$	
$RF_D1 \rightarrow T2$	T2-Enable

S9: Execution

For loop i (0 to 7){ If ($T1_i = 1$) then	Used for loop to check which bit is 1.
--	--

T2→ Memory_address Memory_data→ T3 R(i)→ RF_A3 T3 → RF_D3 T2→ ALU-A +2 → ALU-B ALU-C→ T2 }	If the bit is 1, we need to load the memory of address stored in T2. If for loop isn't possible to fabricate on the FPGA board, then 32 states will have to be defined.
---	--

SM:

S2: Fetching instruction

PC → ALU-A	ADD
+2 → ALU-B	
ALU-C → PC	PC-Enable

S4: Understand and read operands

T1 ₁₁₋₉ → RF_A1	
RF_D1 → T2	T2-Enable

S10: Execution

For loop i (0 to 7){ If (T1 _i = 1) then R(i)→ RF_A1 RF_D1 → T3 T2→ Memory_address T3→ Memory_data T2→ ALU-A +2 → ALU-B ALU-C→ T2 }	Used for loop to check which bit is 1. If the bit is 1, we need to store the value of R(i) in the memory of address stored in T2. If for loop isn't possible to fabricate on the FPGA board, then 32 states will have to be defined.
--	--

BEQ:

S2: Fetching instruction

PC → ALU-A	ADD
+2 → ALU-B	
ALU-C → PC	PC-Enable

S3: Understand and read operands

$T1_{11-9} \rightarrow RF_A1$	
$RF_D1 \rightarrow T2$	T2-Enable
$T1_{8-6} \rightarrow RF_A2$	
$RF_D2 \rightarrow T3$	

S6: Execution

$T2 \rightarrow ALU-A$	
$T3 \rightarrow ALU-B$	
$ALU-C \rightarrow T2$	SUBTRACT
if ($TL_{15} = 0$) then $ALU-zero \rightarrow Z$	Set zero flag
if ($T1_{15-12} = 0000$) then $ALU-carry \rightarrow C$	Set carry flag

S16: Update PC

$PC+4 \rightarrow ALU_A$	ADD
$T1_{5-0} \rightarrow SE \rightarrow ALU_B$	
if (z) then $ALU_C \rightarrow PC$	

JAL:

S2: Fetching instruction

$PC \rightarrow ALU-A$	ADD
$+2 \rightarrow ALU-B$	
$ALU-C \rightarrow PC$	PC-Enable

S11: Execution

$PC \rightarrow ALU-A$	
$T1_{8-0} \rightarrow SE \rightarrow ALU-B$	
$ALU-C \rightarrow PC$	PC-Enable
$T1_{8-0} \rightarrow T2$	T2-Enable

S13: Store

if ($T1_{15-14} = 00$ and $T1_{12} = 1$) then $T1_{5-3} \rightarrow \text{RF-D3}$ elsif ($T1_{15-12} = 0001$) then $T1_{8-6} \rightarrow \text{RF-D3}$ else $T1_{11-9} \rightarrow \text{RF-D3}$	RFW-Enable
if ($T1_{15-13} = 100$) then $\text{PC} \rightarrow \text{RF-A3}$ else $\text{T2} \rightarrow \text{RF-A3}$	

JLR:

S2: Fetching instruction

$\text{PC} \rightarrow \text{ALU-A}$	ADD
$+2 \rightarrow \text{ALU-B}$	
$\text{ALU-C} \rightarrow \text{PC}$	PC-Enable

S5: Understand and read operands

$T1_{8-6} \rightarrow \text{RF_A1}$	
$\text{RF_D1} \rightarrow \text{T2}$	T2-Enable

S12: Execution

$\text{PC} \rightarrow \text{ALU-A}$	
$\text{T2} \rightarrow \text{ALU-B}$	
$\text{ALU-C} \rightarrow \text{PC}$	PC-Enable

S13: Store

if ($T1_{15-14} = 00$ and $T1_{12} = 1$) then $T1_{5-3} \rightarrow \text{RF-D3}$ elsif ($T1_{15-12} = 0001$) then $T1_{8-6} \rightarrow \text{RF-D3}$ else $T1_{11-9} \rightarrow \text{RF-D3}$	RFW-Enable
if ($T1_{15-13} = 100$) then $\text{PC} \rightarrow \text{RF-A3}$ else $\text{T2} \rightarrow \text{RF-A3}$	