# Lab 8: Multiple String Detector

Mayank Gupta Roll Number 210101002

October 08, 2022

## 1 Overview of the experiment

### 1.1 Purpose

The Multiple String Detector can be used to detect a sub sequence for a given sequence of letters. It uses Behavourial modelling in determining if the subsequence is present or not. Reset bit specifies the initial state and takes the operation back at the first step.

This experiment helped us to understand Finite State Machines, their designing and usage in generating a sequence of bits using only clock and reset bits. It uses Mealy type FSM, for which the output is a function of the current state and inputs.

It helped in designing Finite State Machines by programming it on a hardware description language.

### 1.2 Procedure of the experiment

First, the logic of the clock processes was determined using the given code. Three processes were defined for the three different words: "run", "cry" and "broom". The present and the next state were defined for all these three processes. Three output signals were used for all the three processes.

The main VHDL file was made, adding all necessary libraries, using the DUT, Gates, Testbench and Toplevel file for Scanchain sent to the students. The entities and architecture consisting of processes for clock and the three processes for the three words were made. Output process was also added in the architecture based on different states.

Required files like Testbench and tracefile were added to the project. The gates were seen in the RTL viewer.

The waveform could be seen in Modelsim, and its correctness was verified using the generic testbench and given tracefile.

The XEN10 board was then tested with the given .svf file.

The .svf file was then uploaded on the board and then the output file was received using the scan application to check for success.

### 1.3 Organization of the report

The report contains the various entities, architectures and the components in the architecture used. It contains the truth tables and screenshots of the waveform in RTL simulation.

## 2 Approach to the assignment

First all the libraries were included. Following that the entity was made. Then the architecture was setup along with the required components.

The entity used for the Multiple String Detector is:

```
entity word_detection is
port( inp:in std_logic_vector(4 downto 0);
reset,clock:in std_logic;
outp: out std_logic);
end word_detection;
```

The architecture along with all the functions used for the Multiple String Detector is:

```
architecture bhv of word_detection is
type state is (rst, s1, s2, s3, s4, s5, s6, s7, s8,s9, s10, s11);
signal y_present1,y_next1: state:=rst;
signal y_present2,y_next2: state:=rst;
signal y_present3,y_next3: state:=rst;
signal outp1, outp2, outp3: std_logic;
begin
```

```
clock_proc:process(clock,reset)
begin
if(clock='1' and clock' event) then
if(reset='1') then
y_present1<= rst;</pre>
y_present2<= rst;</pre>
y_present3<= rst;</pre>
else
y_present1<=y_next1;</pre>
y_present2<=y_next2;</pre>
y_present3<=y_next3;</pre>
end if;
end if;
end process;
state_transition_proc1:process(inp,y_present1)
begin
case y_present1 is
when rst=>
if(unsigned(inp)=18) then
y_next1<= s1;</pre>
else
y_next1<=rst;</pre>
end if;
when s1=>
if (unsigned(inp)=21) then
y_next1<= s2;</pre>
else
y_next1<=s1;</pre>
end if;
when s2=>
if (unsigned(inp)=14) then
y_next1<= s3;</pre>
```

```
else
y_next1<=s2;</pre>
end if;
when s3=>
if(unsigned(inp)=18) then
y_next1<= s1;</pre>
else
y_next1<=rst;</pre>
end if;
when others=>
end case;
end process state_transition_proc1;
state_transition_proc2:process(inp,y_present2)
begin
case y_present2 is
when rst=>
if(unsigned(inp)=3) then
y_next2<= s4;</pre>
else
y_next2<=rst;</pre>
end if;
when s4=>
if (unsigned(inp)=18) then
y_next2<= s5;</pre>
else
y_next2 <= s4;
```

```
end if;
when s5=>
if (unsigned(inp)=25) then
y_next2<= s6;</pre>
else
y_next2 <= s5;
end if;
when s6=>
if(unsigned(inp)=3) then
y_next2<= s4;</pre>
else
y_next2<=rst;</pre>
end if;
when others=>
end case;
end process state_transition_proc2;
state_transition_proc3:process(inp,y_present3)
begin
case y_present3 is
when rst=>
if(unsigned(inp)=2) then
y_next3<= s7;</pre>
else
y_next3<=rst;</pre>
end if;
when s7=>
if (unsigned(inp)=18) then
```

```
y_next3<= s8;</pre>
else
y_next3<=s7;</pre>
end if;
when s8=>
if (unsigned(inp)=15) then
y_next3<= s9;</pre>
else
y_next3<=s8;</pre>
end if;
when s9=>
if (unsigned(inp)=15) then
y_next3<= s10;</pre>
else
y_next3<=s9;</pre>
end if;
when s10=>
if (unsigned(inp)=13) then
y_next3<= s11;</pre>
else
y_next3<=s10;</pre>
end if;
when s11=>
if(unsigned(inp)=2) then
y_next3<= s7;</pre>
else
y_next3<=rst;</pre>
end if;
```

```
when others=>
end case;
end process state_transition_proc3;
output_proc1:process(y_present1, inp)
begin
case y_present1 is
when rst =>
outp1<='0';
when s1=>
outp1<='0';
when s2=>
if (unsigned(inp)=14) then
outp1<='1';
else
outp1<='0';
end if;
when s3=>
outp1<='0';
when others =>
outp1<='0';
end case;
end process output_proc1;
output_proc2:process(y_present2, inp)
begin
case y_present2 is
when rst=>
outp2<='0';
when s4=>
outp2<='0';
when s5=>
if (unsigned(inp)=25) then
outp2<='1';
else
```

```
outp2<='0';
end if;
when s6=>
outp2<='0';
when others=>
outp2<='0';
end case;
end process output_proc2;
output_proc3:process(y_present3, inp)
begin
case y_present3 is
when rst=>
outp3<='0';
when s7=>
outp3<='0';
when s8=>
outp3<='0';
when s9=>
outp3<='0';
when s10=>
if (unsigned(inp)=13) then
outp3<='1';
else
outp3<='0';
end if;
when s11=>
outp3<='0';
when others=>
outp3<='0';
end case;
end process output_proc3;
outp<= outp1 or outp2 or outp3;</pre>
end bhv;
```

# 3 Observations

Truth table for the Multiple String Detector

I4	I3	I2	I1	I0	Reset	Clock	output
0	0	0	0	0	1	0	0
0	0	0	0	0	1	1	0
0	0	0	1	0	0	0	0
0	0	0	1	0	0	1	0
1	0	0	1	0	0	0	0
1	0	0	1	0	0	1	0
0	1	0	0	1	0	0	0
0	1	0	0	1	0	1	0
0	1	1	1	0	0	0	0
0	1	1	1	0	0	1	0
0	0	1	1	1	0	0	0
0	0	1	1	1	0	1	0
1	0	1	0	1	0	0	0
1	0	1	0	1	0	1	0
0	1	1	1	0	0	0	1
0	1	1	1	0	0	1	0
0	1	1	1	1	0	0	0
0	1	1	1	1	0	1	0
0	0	0	1	1	0	0	0
0	0	0	1	1	0	1	0
0	0	0	0	1	0	0	0
0	0	0	0	1	0	1	0
1	0	0	1	0	0	0	0
1	0	0	1	0	0	1	0
0	0	1	0	0	0	0	0
0	0	1	0	0	0	1	0
1	0	0	1	1	0	0	0
1	0	0	1	1	0	1	0
0	0	1	1	0	0	0	0
0	0	1	1	0	0	1	0
1	0	0	1	0	0	0	0
1	0	0	1	0	0	1	0
0	1	1	1	1	0	0	0

0	1	1	1	1	0	1	0
0	1	1	0	1	0	0	1
0	1	1	0	1 1	0	1	0
0	1	1	0		0	0	0
0	1	1 1 1 0	0	1	0	1	0
1	1	0	0	1	0	0	1
1	1	0	0	1	0	1	0
0	0	0	1	0	0	0	0
0	0	0	1	0	0	1	0
0	0	0	0	1	0	0	0
0	0	0	0	1	0	1	0
0	0	1	1	1	0	0	0
0	0	1	1	1	0	1	0

Table 1: Truth table for the Multiple String Detector

Waveform simulation in RTL for the Multiple String Detector




Figure 1: Waveform of the Multiple String Detector FSM

Scanchain returned file from Xen10 board image for the Multiple String Detector

1	0000010	0	Success
2	0000011	0	Success
3	0001000	0	Success
4	0001001	0	Success
5	1001000	0	Success
6	1001001	0	Success
7	0100100	0	Success
8	0100101	0	Success
9	0111000	0	Success
10	0111001	0	Success
11	0011100	0	Success
12	0011101	0	Success
13	1010100	0	Success
14	1010101	0	Success
15	0111000	1	Success
16	0111001	$\cap$	91100000

Figure 2: Scanchain success output of the Multiple String Detector FSM