The MCU (Microcontroller Unit) clock system is a critical component that provides timing signals for the CPU, peripherals, and other modules. It determines the speed at which the MCU executes instructions and synchronizes operations. Below is an overview of key aspects of an MCU clock system:

1. Clock Sources

MCUs typically support multiple clock sources:

- Internal Oscillators (Low/High Speed):
 - o **HSI (High-Speed Internal)** Typically 8-64 MHz (varies by MCU).
 - o **LSI (Low-Speed Internal)** − ~32-128 kHz, used for watchdog timers or RTC.
 - RC Oscillators Less accurate but low-power.
- External Oscillators (More Accurate):
 - o **HSE (High-Speed External)** Crystal (4-48 MHz) or oscillator.
 - o LSE (Low-Speed External) 32.768 kHz crystal for RTC.
- PLL (Phase-Locked Loop):
 - Multiplies the input clock (HSI/HSE) to generate higher frequencies (72 MHz, 180 MHz).

2. Clock Distribution

The MCU routes clock signals to different modules:

- **CPU Core** Determines instruction execution speed.
- **Bus Clocks** (AHB, APB1, APB2 in ARM Cortex-M):
 - AHB (Advanced High-Performance Bus) High-speed peripherals.
 - o APB (Advanced Peripheral Bus) Lower-speed peripherals.
- **Peripherals** (Timers, UART, SPI, ADC, etc.).
- RTC (Real-Time Clock) Uses LSE/LSI for timekeeping.
- Watchdog Timer Relies on LSI for independent operation.

3. Clock Configuration

- Clock Tree MCUs allow flexible clock routing (HSE → PLL → SYSCLK).
- **Prescalers** Divide clock signals for slower peripherals (APB = AHB/2).
- Clock Gating Enable/disable clocks to peripherals to save power.

Interrupt Fundamentals & Architecture in MCUs:

Interrupts are a core feature of microcontrollers (MCUs) that allow them to respond to external or internal events **asynchronously**, pausing the normal program flow to execute a specific function (Interrupt Service Routine, ISR). This enables real-time event handling without constant polling.

1. Interrupt Basics

Why Use Interrupts?

- **Efficiency**: Avoids wasteful polling \rightarrow (waiting for a button press).
- **Real-time response**: Critical events → (hardware faults, sensor triggers) get immediate attention.
- **Power savings**: MCU can sleep until an interrupt wakes it.

Key Concepts

Term	Description
Interrupt Source	What triggers the interrupt (e.g., timer overflow, UART data received, GPIO edge).
ISR (Interrupt Service Routine)	The function that runs when the interrupt occurs.
Interrupt Vector Table	A list of ISR addresses stored in memory.
Priority	Determines which interrupt runs first if multiple occur simultaneously.
Maskable vs. Non-Maskable (NMI)	Some interrupts (e.g., watchdog) cannot be disabled.
Latency	Time from trigger to ISR execution (critical in real-time systems).

2. Interrupt Architecture in MCUs:

A. Interrupt Flow

- 1. **Trigger** An event (GPIO change, timer overflow) sets an interrupt flag.
- 2. **CPU Response** If interrupts are enabled (Global Interrupt Enable), the CPU:
 - Finishes the current instruction.
 - Pushes key registers (PC, status flags) to the stack (context saving).
- 3. **Vector Lookup** CPU fetches the ISR address from the **Interrupt Vector Table**.
- 4. **ISR Execution** The interrupt handler runs.

Interrupt handling is a crucial mechanism in microcontrollers (MCUs) that allows them to respond to events in real time. The **startup process** initializes the MCU's environment, including interrupt handling. Below is a detailed breakdown.

1. MCU Startup Process (Before Interrupts Work)

When an MCU powers up or resets, it follows a sequence to prepare for execution, including interrupt handling.

A. Reset Sequence

1. Hardware Reset

- The MCU starts executing from the Reset Handler (usually at address 0x00000000 or a bootloader address).
- The Stack Pointer (SP) is initialized from the first entry in the vector table.

2. Vector Table Initialization

 The Interrupt Vector Table (IVT) contains addresses of all ISRs (Interrupt Service Routines).

3. Clock & Peripheral Initialization

- The startup code configures:
 - 1. **System Clock** (HSE, HSI, PLL).
 - 2. **Flash latency** (for high-speed operation).

Interrupt Handling Process:

Once the MCU is running, interrupts follow a structured flow:

A. Interrupt Trigger:

Sources:

- External: GPIO pin change, hardware signal.
- o Internal: Timer overflow, UART data received, ADC conversion complete.
- o **Software**: System calls (SVC), debug events.

B. CPU Response

1. Finishes Current Instruction (unless it's a multi-cycle instruction).

- 2. Saves Context (automatically in most modern MCUs):
 - Pushes Program Counter (PC), Processor Status Register (xPSR), and other registers to the stack.
- 3. Fetches ISR Address from the Interrupt Vector Table.
- 4. Jumps to ISR and starts executing it.
 - C. Inside the ISR
- Critical Actions:
 - Clear the interrupt flag (if not auto-cleared).
 - o **Process the event** (e.g., read UART data, toggle GPIO).
 - Avoid blocking operations (delay(), heavy computations).
- **Return with** RETI (Return from Interrupt), which:
 - Restores the saved context (stack pop).
 - o Resumes normal program execution.

Software Mechanisms and Concepts for Managing Interrupts in MCUs:

Interrupts are essential for real-time embedded systems, but improper management can lead to **race conditions**, **latency issues**, **and system instability**. Below are key **software mechanisms and concepts** for efficient interrupt handling.

1. Interrupt Service Routine (ISR) Best Practices

A. Keep ISRs Short & Fast

- Why? Long ISRs delay other interrupts and increase latency.
- Solution:
 - Defer complex processing to the main loop (using flags or queues).
 - Use DMA (Direct Memory Access) for data transfers (UART, ADC).

B. Avoid Blocking Operations

- **Bad**: delay(), printf(), I2C/SPI polling inside ISR.
- Good: Set a flag, let the main loop handle it.

C. Clear Interrupt Flags Properly

- Some MCUs **auto-clear** flags (e.g., STM32 HAL), while others require manual clearing.
- 2. Shared Data Protection (Race Conditions)
- A. Disabling Interrupts (Critical Sections)
 - Temporarily disable interrupts when accessing shared variables.
- 3. Interrupt Prioritization & Nesting.
- 4. Software Design Patterns for Interrupts.
- 5. Debugging & Performance Optimization.