Department of Electronics and Telecommunication Engineering University of Moratuwa



Group-24

Contents

1	Introduction			
2	Algorithm			
3	Instruction Set Architecture 6 3.1 Datapath 7 3.2 Instruction Set 8 3.3 Control Unit 9 3.4 ALU 9 3.5 Mux for B bus 10 3.6 Assembly code of the Algorithms 10 3.7 Instruction Cycle 13 3.8 State Diagram 16			
4	RTL Modules 4.1 Processor. 17 4.1.1 General Purpose Register 18 4.1.2 Accumulator 18			
	4.1.3 Memory Address Register (MAR) 18 4.1.4 Program Counter (PC) 19 4.1.5 Memory Buffer Register Unit (MBRU) 19 4.1.6 Instruction ROM (IRAM) 20 4.1.7 Control Unit 20 4.1.8 Decoder 20 4.1.9 Overview of the processor 21 4.2 Data RAM (DRAM) 21			
5	4.3 Clock Generator 22 4.4 Multiplexers and Demultiplexers 22 4.5 Over view of the CPU 24 Results and Error analysis 24			
6	Appendix 3.1 Python Codes			
	6.1.4 Error Analysis 28 6.2 Verilog Codes 29 6.2.1 ALU 29 6.2.2 Control Unit 30 6.2.3 IRAM 32 6.2.4 Clock Generator 35 6.2.5 Decoder 36 6.2.6 Demultiplexer 36 6.2.7 GPR 37 6.2.8 MAR 37 6.2.9 MBRU 37 6.2.10 MDR 38 6.2.11 Multiplexer (1-bit) 38 6.2.12 Multiplexer (8-bit) 39 6.2.13 Multiplexer (16-bit) 39 6.2.14 PC 39			

6.2.15	Processor	40
6.2.16	Downsampling CPU	43

Abstract

FPGAs belong to a class of devices known as programmable logic, or sometimes referred to as programmable hardware. In this project, we down-sample a 256 * 256 image by a factor of 2. The input of for the FPGA is given as a text file while the output is retrieved as a text file too. To compare the outcome we analyze the FPGA down-sampled image to a python down-sampled image. Verilog is used as the hardware language (HDL). The designed processor and its Instruction Set Architecture is clearly discussed.

keywords: Processor Design, FPGA, Verilog, Down-sampling, ISA

1 Introduction

Objective of this project is to design a custom processor using FPGA, which could accept an image of size 256×256 as the input and down sample it to the size of 128×128 . This report consists of the Algorithm we developed to perform down sampling, Instruction Set Architecture of our processor and other resources.

A central processing unit is an integrated electronic circuit that performs arithmetical, logical, input/output, and other instructions which are essential for the functionality of a computer. Microprocessor is a single chip that includes the functionality of CPU and some few new circuits integrated within. Design of a microprocessor occupies an important part to perform the required task successfully.

2 Algorithm

As we are required to down sample an image, it simply means selecting a few pixels which could represent the original image. So before picking up those selective pixels it is very important to filter the image in order to avoid the aliasing effect. Here we chose 2D Gaussian kernel to smoothen out the input image. So, we could pick the pixels for the down sampled image after filtering.

1	2	1
2	4	2
1	2	1

The 2D convolution of image (I) and Gaussian kernel(G) can be computed by the below equation.

$$I(x,y) * G(x,y) = \sum_{n_1 = -\infty}^{\infty} \sum_{n_2 = -\infty}^{\infty} I[n_1, n_1].G[x - n_1, y - n_2]$$

Picking up the pixels for downsampled image can be done as shown below. We would be able to produce a down sampled image of size 3 x 3 from an input image of size 8 x 8.




Figure 1: Downsampling Image

Further, image filtering and downsampling can be integrated together. This could be achieved by smoothening only the selective pixels that are to be used for downsampled image rather than smoothening each and every pixel of the input image. This would help to attain a less complex and comparatively fast processer through avoiding unwanted calculations.

As the first step, the input image should be converted into a text file containing its pixel values in a 1D array. This text file would be used to store the pixel values in data memory. Following that, the down sampling process would be performed by processor and finally the selective pixel values for down sampled image would be written in an output text. Algorithm of the down sampling process.




Figure 2: Flow chart of the algorithm.

3 Instruction Set Architecture

In simple terms, the ISA basically defines the communication between software and hardware of the computer.

- Data Memory (DRAM): DRAM is used to store the pixel values of input image. With 65536 memory locations and 8 bits width.
- Instruction Memory: ROM with 256 memory locations and 8 bits word size.
- Memory Address Register (MAR): It is a 16-bit address register, used to point the addresses in DRAM.
- **Program Counter (PC):** 8-bit register, used to point the address of next instruction in Instruction Memory.
- Memory Buffer Register Unit (MBRU): 8-bit register, used to store the location of instructions.
- Arithmetic and Logical Unit (ALU): A, B are input buses and C is the output bus.
- Control Unit: Used to generate control signals to processor according to MBRU input.
- Accumulator: 24-bit accumulator with direct access to ALU.
- Registers (X, Y, Z, CV, DCV, C1): 16-bit General Purpose Registers, used to store intermediate values.
- Buses (A, B, C): 16 bit wires, used for data transmissions between DRAM, IRAM, ALU and the Registers.

3.1 Datapath




Figure 3: Data path of the processor

3.2 Instruction Set

Memory address	Instruction	Micro instruction	Breakdown of micro instruction
-	Fetch	FETCH1	MBRU ← IRAM[PC]; FETCH
1		FETCH2	PC← PC + 1
2	NOP	NOP	No operation
3	LDAC	LDAC1	MDR ← DRAM[MAR]; READ
4		LDAC2	AC← MDR
5	STAC	STAC1	MDR ← AC
6		STAC2	DRAM[MAR] ← MDR; WRITE
7	CLAC		AC ← 0; Z ← 1
8	MVAVMAR		MAR ← AC
9	MVACCV		CV ← AC
10	MVACC		C ← AC
11	MVACDCV		DCV ← AC
12	MVACX		X ← AC
13	MVACY		Y ← AC
14	MVACZ		Z ← AC
15	MVCV		AC ← CV
16	MVC		AC ← C
17	MVACC		C ← AC
18	MVDCV		AC ← DCV
19	MVX		AC ← X
20	MVZ		AC ← Z
	INAC		AC ← AC+1
	DEAC		$AC \leftarrow AC-1$; IF $AC == 0$ THEN $Z = 1$ ELSE $Z = 0$
	ADDX		AC ← AC+X
	ADDZ		AC ← AC+Z
25	SUBX		$AC \leftarrow AC-X$; IF $AC == 0$ THEN $Z == 1$ ELSE $Z == 0$
	SUBY		AC ← AC+Y; IF AC == 0 THEN Z == 1 ELSE Z == 0
_	DIV		AC ← AC≫ 4
	MUL2		AC ← AC ≪ 1
	MUL4		AC ←AC ≪ 2
	MUL256		AC ← AC ≪ 8
	JUMP	JUMP1	MBRU ← IRAM[PC]; FETCH
32		JUMP2	C ← MBRU
33		JUMP3	PC ← C
	JMPZ	JMPZN1 (Z = 0)	
35		, ,	MBRU ← IRAM[PC]; FETCH
36		JMPZY2 (Z = 1)	
37	IMALIZ	JMPZY3 (Z = 1)	
	JMNZ	JMNZN1 (Z = 1)	
39		, ,	MBRU ← IRAM[PC]; FETCH
40		JMNZY2 (Z = 0)	
41		JMNZY3 (Z = 0)	PU ← U

Figure 4: Instruction set

3.3 Control Unit

Control unit contains all control signals in Look Up table as bit patterns. In our purpose each control signal consists of 30 bits.

3.4 ALU

Here A bus and B bus are the two inputs of ALU. Here AC is directly connected through A bus. C bus and Z flag are the two outputs. Control signal for the ALU consists of 4 bits, denoting the tasks need to be performed.

ALU			
ALU command	Task	Bit pattern	
NONE	None	0000'	
ADD	C=A+B	0001'	
SUB	C=A - B ; IF C=0 THEN Z=1 ELSE Z=0	0010'	
PASSATOC	C=A	0011'	
PASSBTOC	C=B	0100'	
INCAC	C=A+1	0101'	
DECAC	C=A - 1; IF C=0 THEN Z=1 ELSE Z=0	0110'	
LSHIFT1	C=A<<1	0111'	
LSHIFT2	C=A<<2	1000'	
LSHIFT8	C=A<<8	1001'	
RSHIFT4	C=A>>4	1010'	
RESET	C=0	1011'	

Figure 5: ALU control signal breakdown

3.5 Mux for B bus

B bus would get inputs from multiple registers such as PC, MDR, MBRU, X, Y, Z, C1, CV and DCV. So there should be a multiplexer to ensure that B bus accepts only one input at a time. Therefore, read enable signal for B bus should be decided from the selection bit of the multiplexer.

B bus read enable signals		
Register	Selection bit	
None	0000'	
MDR	0001'	
PC	0010'	
MBRU	0011'	
С	0100'	
CV	0101'	
DCV	0110'	
X	0111'	
Υ	1000'	
Z	1001'	

Figure 6: Read enable signals for B bus

3.6 Assembly code of the Algorithms

The assembly code of our algorithm should be stored in Instruction ROM of the processor. So that the PC could point those instructions that need to be executed.

CLAC

MVACMAR

LDAC

CLAC

 ${\rm MVACMAR}$

LDAC

INAC

MVACX

MVX

INAC

INAC

MVACCV

CLAC

INAC

MVACDCV

CLAC

INAC

INAC

MVACC

MVX

DEAC

DEAC

MUL256

MVACY

CLAC

MVACZ

MVCV

SUBL

DEAC

MVACMAR

LDAC

ADDT MVACZ

MVCV

SUBL

MVACMAR

LDAC

MUL2

ADDT

MVAC

MVCV

SUBL

INAC

MVACMAR

DAC

ADDT

MVACZ

MVCV

DEAC

MVACMAR

LDAC

MUL2

ADDT

MVACZ

MVCV

MVACMAR

LDAC

MUL4

ADDT

MVACZ

MVCV

INAC

MVACMAR

LDAC

MUL2

ADDT

MVACZ

MVCV

ADDL

DEAC

MVACMAR

LDAC

ADDT

MVACZ

MVCV

ADDL

 ${\rm MVACMAR}$

LDAC

MUL2

ADDT

MVACZ

MVCV

ADDL

INAC

MVACMAR

LDAC

ADDT

MVACZ

MVZ

DIV

MVDCV

 ${\rm MVACMAR}$

STAC

MVDCV

INAC

MVACDCV

MVC

INAC

INAC

MVACC

MVCV

INAC

INAC

 ${\rm MVACCV}$

MVCV

SUBE

JMPZ;

L1

MVC

SUBL

JMNZ

L2

MVCV ADDL

INAC

INAC

MVACCV; CLAC

INAC

INAC

MVACC

JUMP

L2

NOP

3.7 Instruction Cycle

Instruction cycle defines the basic operating mechanism of a computer, which consists of 3 stages in it. This cycle would continue until all instructions are finished.

• FETCH:

Fetch retrieves required instructions from the specific location. It fetches the instruction denoted by PC from Instruction ROM and stores it in MBRU. PC would get incremented after each cycle of FETCH to point the next instruction need to be fetched.

FETCH1 MBRU \leftarrow IRAM[PC]; FETCH

FETCH2 $PC \leftarrow PC + 1$

• DECODE:

In the decoding phase, the fetched instruction in MBRU would be sent to Control Unit. Control unit would decode the instruction and generate corresponding control signals.

• EXECUTE

1. **NOP**

This means No Operation and is used when there is a need of waiting cycle in order to get the processed data at end point.

2. **LDAC**

This means loading AC with the data in DRAM. First the data in the location pointed by MAR would be read and loaded in MDR. Then it would be loaded to AC.

 $\begin{array}{ll} LDAC1 & MDR \leftarrow DRAM[MAR]; \, READ \\ LDAC2 & AC \leftarrow MDR \end{array}$

3. **STAC**

Here the data in AC would be loaded to MDR first and then written to the address pointed by MAR in DRAM.

 $\begin{array}{ll} \text{STAC1} & \text{MDR} \leftarrow \text{AC} \\ \text{STAC2} & \text{DRAM[MAR]} \leftarrow \text{MDR; WRITE} \end{array}$

4. CLAC

AC would be cleared and set to zero. Zero flag would be issued.

CLAC AC \leftarrow 0; Z \leftarrow 1

5. MVACMAR, MVACCV, MVACC, MVACDCV, MVACX, MVACY, MVACZ These instructions mean to move the data in AC to the specific registers.

MVAVMAR	$MAR \leftarrow AC$
MVACCV	$CV \leftarrow AC$
MVACC	$C \leftarrow AC$
MVACDCV	$DCV \leftarrow AC$
MVACX	$X \leftarrow AC$
MVACY	$Y \leftarrow AC$
MVACZ	$Z \leftarrow AC$

6. MVCV, MVC, MVDCV, MVX, MVZ

These instructions mean to move the data in specific registers to AC.

$$\begin{array}{lll} \text{MVCV} & \text{AC} \leftarrow \text{CV} \\ \text{MVC} & \text{AC} \leftarrow \text{C} \\ \text{MVACC} & \text{C} \leftarrow \text{AC} \\ \text{MVDCV} & \text{AC} \leftarrow \text{DCV} \\ \text{MVX} & \text{AC} \leftarrow \text{X} \\ \text{MVZ} & \text{AC} \leftarrow \text{Z} \\ \end{array}$$

7. **INAC**

Here the value in AC would be incremented by 1.

INAC
$$AC \leftarrow AC+1$$

8. **DEAC**

The value in AC would be decremented by 1. If that value set to zero, then zero flag would be issued. (Z=1)

DEAC AC
$$\leftarrow$$
 AC-1; IF AC == 0 THEN Z = 1 ELSE Z = 0

9. ADDX, ADDZ

Here the value in specific register would be added with the value in AC and the result would be loaded to AC.

$$\begin{array}{ll} \text{ADDX} & \text{AC} \leftarrow \text{AC+X} \\ \text{ADDZ} & \text{AC} \leftarrow \text{AC+Z} \end{array}$$

10. SUBX, SUBY

Here the value in specific register would be subtracted from the value in AC and result would be loaded to AC.

SUBX AC
$$\leftarrow$$
 AC-X; IF AC == 0 THEN Z == 1 ELSE Z == 0.
SUBY AC \leftarrow AC+Y; IF AC == 0 THEN Z == 1 ELSE Z == 0.

11. **DIV**

Here the value in AC would be divided by 16. This is equivalent to shift the binary value to right by 4 digits.

DIV
$$AC \leftarrow AC \gg 4$$

12. MUL2, MUL4, MUL256

These instructions mean to multiply the value in AC by 2, 4, 256 respectively. So it is equivalent to left by 1, 2, 8 digits respectively.

$$\begin{array}{ll} \text{MUL2} & \text{AC} \leftarrow AC \ll 1 \\ \text{MUL4} & \text{AC} \leftarrow AC \ll 2 \\ \text{MUL256} & \text{AC} \leftarrow AC \ll 8 \\ \end{array}$$

13. **JUMP**

Here the address pointed by the current PC would be read from IRAM and loaded to MBRU. Then it would be loaded to the register C and then to the PC. So that

14

specific location could be fetched in the next fetch cycle.

```
\begin{array}{ll} \text{JUMP1} & \text{MBRU} \leftarrow \text{IRAM[PC]; FETCH} \\ \text{JUMP2} & \text{C} \leftarrow \text{MBRU} \\ \text{JUMP3} & \text{PC} \leftarrow \text{C} \end{array}
```

14. **JMPZ**

This would check the Zero flag. If Z=0, then the PC value would be incremented by 1. If Z=1, then it would proceed steps similar to JUMP instruction.

```
\begin{array}{ll} \text{JMPZN1 (Z = 0)} & \text{PC} \leftarrow \text{PC+1} \\ \text{JMPZY1 (Z = 1)} & \text{MBRU} \leftarrow \text{IRAM[PC]; FETCH} \\ \text{JMPZY2 (Z = 1)} & \text{C} \leftarrow \text{MBRU} \\ \text{JMPZY3 (Z = 1)} & \text{PC} \leftarrow \text{C} \end{array}
```

15. **JMNZ**

Here this would check zero flag. If Z=1, then the PC value would be incremented by 1. If Z=0, then it would proceed steps similar to JUMP instruction..

```
\begin{array}{ll} \text{JMNZN1 (Z = 1)} & \text{PC} \leftarrow \text{PC+1} \\ \text{JMNZY1 (Z = 0)} & \text{MBRU} \leftarrow \text{IRAM[PC]; FETCH} \\ \text{JMNZY2 (Z = 0)} & \text{C} \leftarrow \text{MBRU} \\ \text{JMNZY3 (Z = 0)} & \text{PC} \leftarrow \text{C} \end{array}
```

3.8 State Diagram




Figure 7: State Diagram

4 RTL Modules

4.1 Processor.




Figure 8: Processor

• Inputs:

- Clk: Generated clock input.

- **enable**: To activate the processor unit.

- din: To input data to be processed.

• Outputs:

- addr out: The location in the memory to which the output data should be written.

- dout: Data to be written

- read: READ enable signal.

- write: WRITE enable signal.

- finish: This indicates the user that the processor has completed its task.

• Processor consists of following modules which are vital for the down sampling.

- ALU.

Control store.

- PC.

- IRAM.

- MBRU.

- Decoder.

- 7 GPR.

- MDR.

- MAR.

All the registers used inside the processor can be overlooked in the following table.

Register	Size	Inputs	Outputs
GPR	24-bit	Enable, Data In	Data out
AC	24-bit	Enable, Data In	ALU
MAR	16-bit	Enable, Data In	Data memory
MDR	8-bit	Enable, Data In, Data memory	Data memory
PC	8-bit	Enable, Data In, Inc	Data out, Instruction memory
MBDU	8-bit	Enable, Data In, Instruction Memory	Data out, Control unit

Table 1: Registers

4.1.1 General Purpose Register




Figure 9: GPR

- Purpose: Store intermediate values of data during processing.
- Input Strategy: When the enabling bit (EN) is set to 1, the data available at the input to the register will be written to the register at the next proceeding positive edge of the clock
- Output Strategy: A demultiplexer is placed to select which register can output data to the bus line.

4.1.2 Accumulator




Figure 10: AC

- Purpose: Provides a direct input to the ALU.
- Accumulator has a CLAC command to clear the current register value. This command is essential to reduce the number of clock cycles and the complexity of architecture. The AC is used in almost all the ALU operation because of the direct Data in to the ALU.

4.1.3 Memory Address Register (MAR)

.




Figure 11: MAR

- **Purpose:** The locations in Data Memory to which data is required to be written will be provided by MAR while the data will be available at the MDR.
- Output Strategy: Data out of MAR is directly connected to the B bus without a Demultiplexer.

4.1.4 Program Counter (PC)




Figure 12: PC

- Purpose: This stores the address of the next instruction to be executed.
- **Input Strategy:** The address is incremented by one if the INC is kept HIGH at a positive clock edge.
- Output Strategy: 'INC' to increment the address by one so that it is not necessary for the address to be sent to the ALU for incrementing.

4.1.5 Memory Buffer Register Unit (MBRU)




Figure 13: MBRU

- **Purpose:** This is to keep the location of an instruction to be decoded by the control Unit in order to generate relevant control signals.
- Input Strategy: If fetch is HIGH at the positive edge of the clock, then the location of an instruction is read and loaded from the Instruction Memory.

• Output Strategy: This sends an address of an instruction which is later decoded by the instruction store.

4.1.6 Instruction ROM (IRAM)




Figure 14: IRAM

• **Purpose:** Retrieve the location of the instruction which has to executed to the MBRU once PC requests it.

• Input:

- clk: Generated clock input.
- address: The counter keeps track of the next instruction which has to be executed next.

• Output:

 $-\mathbf{d}_{o}ut: The address of the next instruction which has to be executed next.$

4.1.7 Control Unit

• **Purpose:** This retrieves the hard wired control signals which is to be routed to each registers in order to perform a certain instruction.

• Input:

- MBRU: Fetched address of the instruction which has to be executed next.
- clk: Generated clock input.
- **Z** flag: the result from the ALU whether an operation returns zero or not.
- address: Address of the next micro instruction, if the previous instruction leads to another micro instruction.
- **enable:** TO enable the module.

• Output:

- MIR: 30 bit register which is hardwired to required modules in order to perform an instruction.
- finish: A flag to indicate the end of the operation.

4.1.8 Decoder

• **Purpose:** This module is a multiplexer to pass the outputs of the registers to the B bus one at a time.

• Input:




Figure 15: Decoder

- All the outputs of the registers shown in the figure.
- B bus control (selection bit)

• Output:

- B bus

4.1.9 Overview of the processor




Figure 16: Processor

4.2 Data RAM (DRAM)

- **Purpose:** Keeps the actual data (in our example, the image) inside it, to be processed by the processor.
- Input:




Figure 17: DRAM

- addr: Address of the memory location to which data should be written/read from provided by the user or processor.
- clk: Generated clock input.
- din: 8-bit long set of data to be written to the DRAM at the provided location.
- read: READ enable signal from the user or processor.
- write: WRITE enable signal from the user or processor.

• Output:

 dout: A byte of data read from the DRAM (May be the input to the Processor or to the user selected accordingly from a demultiplexer).

4.3 Clock Generator

The architecture of the processor is inherently depended on a clock. The designed processor must read data from the memory, process them through the ALU and write the processed data back in relevant locations within the negative edge and the positive edge of the clock. Clock with 20 ns time period is used here because a clock with every possible time period is not available in industry. Depending on that high frequency clock, we are generating a clock with a time period of 160ns

More importantly, we implement this clock only in test bench. The reason is in FPGAs there is a clock exists as a hardware.

4.4 Multiplexers and Demultiplexers

Multiplexer means many into one. A multiplexer is a circuit used to select and route any one of the several input signals to a single output. Few types of multiplexer are 2-to-1, 4-to-1, 8-to-1 and 16-to-1 multiplexer.

In our architecture, we use multiplexers in only one size: 2 to 1 MUX.

- address mux: This is to route the address from the user or from the processor to the DRAM.
- data mux: This is to route the data from the user or from the processor to the DRAM to write.
- read mux: This is to route the read enable signal given by the user or by the processor to the DRAM.
- write mux: This is to route the write enable signal given by the user or by the processor to the DRAM.




Figure 18: Multiplexers

Demultiplexer means one to many. A demultiplexer is a circuit with one input and many outputs. By applying control signal, we can steer any input to the output. Few types of demultiplexer are 1-to 2, 1-to-4, 1-to-8 and 1-to 16 demultiplexer. Here we use only one demultiplexer.

• data demux: This is to route the data output from the DRAM to the user or to the processor.




Figure 19: data demux

4.5 Over view of the CPU




Figure 20: CPU

5 Results and Error analysis

A gray-scale 256 by 256 image was used for the down-sampling task. Then the downsampled image obtained from the processor was compared against a python simulated (assembly code algorithm implemented in python) image. The following metrics were used for the comparison.

• Absolute Error

Here, the sum of absolute element-wise difference was obtained for the each comparison.

$$AbsoluteError = \sum_{i=1}^{L} \sum_{j=1}^{L} |R_{i,j} - C_{i,j}|$$

• Sum of Square Differences

Here, the sum of the squares of element-wise difference was obtained for the each comparison.

$$SSD = \sum_{i=1}^{L} \sum_{j=1}^{L} |R_{i,j} - C_{i,j}|^2$$

• Maximum Error

Here, the maximum difference between in the corresponding pixels of the two images was obtained.




Figure 21: Original image




Figure 22: Downsampled images

- \bullet Absolute Error with simulated image : 0.0
- $\bullet\,$ Sum of Square Difference with simulated image : 0.0
- \bullet Maximum Error with simulated image : 0.0

6 Appendix

6.1 Python Codes

6.1.1 Image Downsampling

```
import numpy as np
import cv2
import matplotlib.pyplot as plt
# downsample the image using python script
im = cv2. imread ('dog1.jpg', cv2.IMREAD_GRAYSCALE) im = cv2. resize (im ,(256 ,256) )
plt.subplot(1,2,1)
plt.imshow(im,cmap='gray')
im. astype (int)
im = np. reshape (im ,65536)
image = np. zeros (65536)
image[0]=255
image[1:65536] = im[0:65535]
currVal = 258
counter = 2
downsampledCurrVal = 1
while ( currVal < 65024):
    if ( counter = 256):
        currVal = currVal + 258
        counter = 2
    total = 0
    total += image [ currVal - 256 -1]
    total += image [ currVal - 256]*2
    total += image [ currVal -256 +1]
    total += image [ currVal - 1] * 2
    total += image [ currVal ] *4
    total += image [ currVal +1]*2
    total += image [ currVal + 256 -1]
    total += image [ currVal + 256 ]*2
    total += image [ currVal + 256 +1]
    avg = total / 16
    image [ downsampledCurrVal ] = avg
    downsampledCurrVal += 1
    counter += 2
    currVal += 2
downsampled_{im} = image [1:127*127+1]
downsampled_im = np. reshape ( downsampled_im ,(127 ,127) )
downsampled_im = np. array ( downsampled_im , dtype = np. uint8 )
plt.subplot(1,2,2)
plt.imshow(downsampled_im,cmap='gray')
```

6.1.2 Generating Input Text

```
import cv2
import numpy as np
im = cv2. imread ('dog1.jpg', cv2.IMREAD_GRAYSCALE)
im = cv2. resize (im ,(256 ,256))
plt. subplot (1,2,1)
plt.imshow(im,cmap='gray')
im = np. reshape (im ,65536)
print (im)
a = open("input2.txt","w")
a. write ("255")
for i in im[:-1]:
    a. write ("\n%s"%i)
a.close()
```

6.1.3 Generating Image From Text

arr = np. reshape (arr ,127*127)

```
txt_file = open("D:/DownSampling/Downsampling/Downsampling.sim/sim_1/behav/xsim/
1 = 127
file\_content = txt\_file.read()
txt_file.close()
content\_list = file\_content.split("\n")
for i in range (1, len(content\_list)-1):
    content_list[i]=int(content_list[i])
content_list.pop(0)
content_list.pop()
print(len(content_list))
for i in range (len(content_list)):
    if (type(content_list[i])!=int):
        print("i"+str(i))
        print(content_list[i])
arr=np.asarray(content_list,dtype=np.float32)
txt_file.close()
print (type (arr [0]))
arr = np. reshape (arr, (1,1))
import matplotlib.pyplot as plt
plt.imshow(arr, cmap='gray', vmin=0, vmax=255)
6.1.4 Error Analysis
#im = cv2. imread ('einstein.jpg', cv2.IMREAD_GRAYSCALE)
\#im = cv2. resize (im ,(127,127))
```

```
downsampled_im = np. reshape ( downsampled_im , 127*127)

diff = arr - downsampled_im

abs_error = sum(np. absolute ( diff ) )

sq_diff = np. power (diff ,2)

SSD = sum( sq_diff )

non_zero_count = np. count_nonzero ( diff )
max_error = max(np. absolute ( diff ) )

print ('Absolute Error with simulated image : ',abs_error )
print ('Sum of Square Difference with simulated image : ',SSD)
print ('Maximum Error with simulated image : ', max_error )
```

6.2 Verilog Codes

6.2.1 ALU

```
1 module ALU(
3 input [15:0] A_bus,
4 input [15:0] B_bus,
5 input [3:0] operation,
6 input enable,
7 input clk,
8 output reg [15:0] C_bus,
9 output reg Z_flag
10
11
12
  //Define the ALU operations
13
14
parameter ADD = 4'b0001;
parameter SUB = 4'b0010;
parameter PASSATOC = 4'b0011;
18 parameter PASSBTOC = 4'b0100;
19 parameter INCAC = 4'b0101;
20 parameter DECAC = 4'b0110;
  parameter LSHIFT1 = 4'b0111;
  parameter LSHIFT2 = 4'b1000;
23 parameter LSHIFT8 = 4'b1001;
parameter RSHIFT4 = 4'b1010;
  parameter RESET = 4'b1011;
26
  initial begin
27
           C_bus = 16'b0;
28
           Z_flag = 1'b0;
29
  end
30
31
  reg [1:0] state = 2'b0;
32
33
  reg start = 1'b0;
34
  always@(posedge enable)
35
           start <= 1'b1;
36
37
  always@(negedge clk)
```

```
begin
39
                     if (start) begin
40
                  state = state+ 2'b01;
41
                     end
            end
43
44
^{45}
   always@(posedge clk)
            begin
46
             if (start) begin
47
            if (state == 2'b11) begin
48
            case(operation)
                     ADD : C_bus <= A_bus + B_bus;
50
51
                     SUB : begin
52
                     C_bus = A_bus - B_bus;
53
                     Z_flag = (C_bus == 16'b0) ? 1'b1 : 1'b0;
54
                     end
55
56
                     PASSATOC : C_bus <= A_bus;
57
                     PASSBTOC : C_bus <= B_bus;
58
                     INCAC : C_bus <= A_bus + 1;</pre>
59
                     DECAC : C_bus <= A_bus - 1;</pre>
60
                     LSHIFT1 : C_bus <= A_bus << 1;
61
                     LSHIFT2 : C_bus <= A_bus << 2;
62
                     LSHIFT8 : C_bus <= A_bus << 8;
63
                     RSHIFT4 : C_bus <= A_bus >> 4;
64
                     RESET : C_bus <= 16'b0;</pre>
65
66
            endcase
67
            end
            end
69
            end
70
  endmodule
```

6.2.2 Control Unit

```
module control_unit(
2
3
4 input enable,
5 input clk,
6 input Z_flag,
7 input [7:0] addr,
8 input [7:0] MBRU,
  output reg [29:0] MIR,
  output finish
10
11
12
  );
  reg [1:0] state = 2'b00;
14
  reg start = 1'b0;
15
  reg [29:0] ROM[0:42];
  reg check = 1'b0;
17
18
  assign finish = check;
19
20
21
22
parameter JMPZ1 = 8'd33;
  parameter JMPZN1 = 8'd34;
```

```
parameter JMPZY1 = 8'd35;
25
   parameter JMNZ1 = 8'd38;
26
   parameter JMNZY1 = 8'd39;
27
   parameter JMNZN1 = 8'd40;
   parameter FETCH2 = 8'd1;
29
   parameter NOP = 8'd2;
30
31
   initial
32
           begin
33
                    MIR = 30, b0;
34
           end
35
36
   always@(posedge enable)
37
       start = 1'b1;
38
39
   always@(negedge clk)
40
           begin
41
                    if (start) begin
42
43
                state = state+ 2'b01;
                    end
44
45
   end
46
47
   always @(posedge clk)
   begin
48
      if(enable) begin
49
       if (state == 2'b11) begin
50
           case(addr)
51
                    FETCH2 : MIR = \{MBRU, ROM[FETCH2][21:0]\};
52
                           : if (Z_flag == 1'b0) MIR = {8'd34, ROM[JMPZ1][21:0]};
53
                              else MIR = {8'd35,ROM[JMPZ1][21:0]};
54
                     : if (Z_flag == 1'b1) MIR = {8'd39, ROM[JMNZ1][21:0]};
               JMNZ1
55
                              else MIR = {8'd40,ROM[JMNZ1][21:0]};
56
                    NOP
                            : check = 1'b1;
57
                    default : MIR = ROM[addr];
58
           endcase
59
       end
60
61
       end
   end
62
63
   //microinstruction
64
   initial
65
   begin
66
67
           = 30'b00000001_0000_0000000000_100_0_0000; //FETCH1
68
69
  ROM[1]
           = 30'bXXXXXXX_0000_0000000000_000_1_0000; //FETCH2
  ROM [2]
           = 30'b00000010_0000_000000000_000_0_0000; //NOP
70
           = 30'b00000100_0000_0000000000_010_0_0000; //LDAC1
   ROM[3]
71
           = 30'b00000000_0100_000000001_000_0_0001; //LDAC2
  R.OM[4]
72
  ROM[5]
           = 30'b00000110_0011_0100000000_0000_0_0000; //STAC1
  ROM [6]
           = 30'b00000000_0000_0000000000_001_0_0000; //STAC2
           = 30'b00000000_1011_0000000001_000_0_0000; //CLAC
75
  ROM[8] = 30'b00000000_0101_000000001_000_0_0000; //INAC
76
  ROM[9] = 30'b00000000_0110_000000001_000_0_0000; //DEAC
77
  ROM[10] = 30'b00000000_0001_000000001_000_0_1000; //ADDZ
78
  ROM[11] = 30'b00000000_0001_000000001_000_0_0100; //ADDX
79
  ROM[12] = 30'b00000000_0010_000000001_000_0_1001; //SUBY
80
  ROM[13] = 30'b00000000_0010_000000001_000_0_0100; //SUBX
  ROM[14] = 30'b00000000_1010_000000001_000_0_0000; //DIV
82
  ROM[15] = 30'b00000000_0111_0000000001_000_0_0000; //MUL2
83
  ROM[16] = 30'b00000000_1000_000000001_000_0_0000; //MUL4
84
  ROM[17] = 30'b00000000_1001_000000001_000_0_0000; //MUL256
```

```
ROM[18] = 30'b00000000_0011_1000000000_000_0000; //MVAGMAR
86
   ROM[19] = 30'b00000000_0011_0000100000_0000_0_0000; //MVACCV
87
   ROM[20] = 30'b00000000_0011_0000010000_0000_0_0000; //MVACC
   ROM[21] = 30'b00000000_0011_0000001000_000_0_0000; //MVACDCV
   ROM[22] = 30'b00000000_0011_0001000000_000_0_0000; //MVACX
90
   ROM[23] = 30'b00000000_0011_0000000010_000_0_0000; //MVACY
91
   ROM[24] = 30'b00000000_0011_0000000100_000_0_0000; //MVACZ
   ROM[25] = 30'b00000000_0100_000000001_000_0_0101; //MVCV
93
   ROM[26] = 30'b00000000_0100_000000001_000_0_0110; //MVC
94
   ROM[27] = 30'b00000000_0100_000000001_000_0_0111; //MVDCV
   ROM[28] = 30'b00000000_0100_000000001_000_0_1000; //MVZ
   ROM[29] = 30'b00000000_0100_000000001_000_0_0100; //MVX
97
98
99
   ROM[30] = 30'b00011111_0000_000000000_100_0_0000; //JUMP1
100
   ROM[31] = 30'b00100000_0100_000000000_000_00011; //JUMP2
101
   ROM[32] = 30'b00000000_0000_0010000000_000_0000;
102
103
   ROM[33] = 30'bxxxxxxxx_0000_0000000000_000_0_0000; //JMPZ1
104
   ROM[34] = 30'b00000000_0000_000000000_000_1_0000; //JMPZN1
105
   ROM[35] = 30'b00100100_0000_000000000_100_0_0000; //JMPZY1
106
   ROM[36] = 30'b00100101_0100_000000000_000_00011; //JMPZY2
107
   ROM[37] = 30'b00000000_0000_0010000000_0000_0_0000; //JMPZY3
109
   ROM[38] = 30'bxxxxxxxx_0000_0000000000_000_0_0000; //JMNZ1
110
   ROM[39] = 30'b00000000_0000_0000000000_000_1_0000; //JMNZY1
   ROM[40] = 30'b00101001_0000_000000000_100_0_0000; //JMNZN1
   ROM[41] = 30'b00101010_0100_000000000_000_00011; //JMNZN2
113
   ROM[42] = 30'b00000000_0000_0010000000_000_0_0000; //JMNZN3
114
115
116
117
118
   end
119
120
   endmodule
121
```

6.2.3 IRAM

1

```
2
3
4
5
6
   module IRAM (
7
8
   input clk,
   input [7:0] addr,
10
   output reg [7:0] dout
11
12
   );
13
14
   reg [7:0] ROM [120:0];
15
16
   // Assembly Instructions
17
18
  parameter FETCH = 8'd0;
19
  parameter NOP = 8'd2;
20
  parameter LDAC = 8'd3;
```

```
22 parameter STAC = 8'd5;
23 parameter CLAC = 8'd7;
24 parameter INAC = 8'd8;
25 parameter DEAC = 8'd9;
26 parameter ADDT = 8'd10;
27 parameter ADDL = 8'd11;
  parameter SUBE = 8'd12;
   parameter SUBL = 8'd13;
30 parameter DIV = 8'd14;
31 parameter MUL2 = 8'd15;
32 parameter MUL4 = 8'd16;
33 parameter MUL256 = 8'd17;
34 parameter MVACMAR = 8'd18;
  parameter MVACCV = 8'd19;
35
   parameter MVACC = 8'd20;
   parameter MVACDCV = 8'd21;
37
  parameter MVACX = 8'd22;
38
  parameter MVACY = 8'd23;
  parameter MVACZ = 8'd24;
41 parameter MVCV = 8'd25;
42 parameter MVC = 8'd26;
  parameter MVDCV = 8'd27;
43
   parameter MVZ = 8'd28;
   parameter MVX = 8'd29;
45
46 parameter JUMP = 8'd30;
47 parameter JMPZ = 8'd33;
48 parameter JMNZ = 8'd38;
  parameter L1 = 8'd120;
49
   parameter L2 = 8'd21;
50
51
52
   always @(posedge clk)
53
            begin
54
                     dout <= ROM[addr];</pre>
55
            end
56
57
   initial
58
59
   begin
60
  ROM[0] = CLAC;
61
ROM[1] = MVACMAR;
63 \quad ROM[2] = LDAC;
ROM[3] = INAC;
65 \quad ROM[4] = MVACX;
66 \quad ROM[5] = MVX;
  ROM[6] = INAC;
  ROM[7] = INAC;
68
69 \quad ROM[8] = MVACCV;
70 \quad ROM[9] = CLAC;
71 \quad ROM[10] = INAC;
_{72} ROM[11] = MVACDCV;
ROM[12] = CLAC;
_{74} ROM[13] = INAC;
  ROM[14] = INAC;
  ROM[15] = MVACC;
76
77
78 \quad ROM[16] = MVX;
79 \quad ROM[17] = DEAC;
80 \quad ROM[18] = DEAC;
81 \quad ROM[19] = MUL256;
80 \text{ ROM}[20] = \text{MVACY};
```

```
83
   ROM[21] = CLAC;
   ROM[22] = MVACZ;
   ROM[23] = MVCV;
   ROM[24] = SUBL;
87
   ROM[25] = DEAC;
88
   ROM[26] = MVACMAR;
   ROM[27] = LDAC;
   ROM[28] = ADDT;
91
92 \quad ROM[29] = MVACZ;
93 \quad ROM[30] = MVCV;
94 \quad ROM[31] = SUBL;
   ROM[32] = MVACMAR;
95
   ROM[33] = LDAC;
96
   ROM[34] = MUL2;
97
   ROM[35] = ADDT;
98
   ROM[36] = MVACZ;
99
   ROM[37] = MVCV;
100
   ROM[38] = SUBL;
   ROM[39] = INAC;
102
   ROM[40] = MVACMAR;
103
   ROM[41] = LDAC;
104
   ROM[42] = ADDT;
105
106
   ROM[43] = MVACZ;
   ROM[44] = MVCV;
107
   ROM[45] = DEAC;
   ROM[46] = MVACMAR;
   ROM[47] = LDAC;
110
   ROM[48] = MUL2;
111
   ROM[49] = ADDT;
112
   ROM[50] = MVACZ;
   ROM[51] = MVCV;
114
115 ROM[52] = MVACMAR;
116 \quad ROM[53] = LDAC;
117 \quad ROM[54] = MUL4;
   ROM[55] = ADDT;
118
   ROM[56] = MVACZ;
119
   ROM[57] = MVCV;
120
121
   ROM[58] = INAC;
   ROM[59] = MVACMAR;
122
   ROM[60] = LDAC;
123
ROM[61] = MUL2;
   ROM[62] = ADDT;
   ROM[63] = MVACZ;
126
   ROM[64] = MVCV;
127
   ROM[65] = ADDL;
   ROM[66] = DEAC;
129
   ROM[67] = MVACMAR;
130
   ROM[68] = LDAC;
131
   ROM[69] = ADDT;
   ROM[70] = MVACZ;
133
   ROM[71] = MVCV;
134
   ROM[72] = ADDL;
135
   ROM[73] = MVACMAR;
136
   ROM[74] = LDAC;
137
   ROM[75] = MUL2;
138
   ROM[76] = ADDT;
   ROM[77] = MVACZ;
140
141 \quad ROM[78] = MVCV;
142 \quad ROM[79] = ADDL;
ROM[80] = INAC;
```

```
ROM[81] = MVACMAR;
144
   ROM[82] = LDAC;
145
146 \quad ROM[83] = ADDT;
   ROM[84] = MVACZ;
148
149 \quad ROM[85] = MVZ;
   ROM[86] = DIV;
150
   ROM[87] = MVDCV;
   ROM[88] = MVACMAR;
152
ROM[89] = STAC;
ROM[90] = MVDCV;
156 \quad ROM[91] = INAC;
ROM[92] = MVACDCV;
   ROM[93] = MVC;
   ROM[94] = INAC;
160 \quad ROM[95] = INAC;
ROM[96] = MVACC;
162 \quad ROM[97] = MVCV;
163 \quad ROM[98] = INAC;
164 \quad ROM[99] = INAC;
   ROM[100] = MVACCV;
165
167
   ROM[101] = MVCV;
   ROM[102] = SUBE;
168
   ROM[103] = JMPZ;
   ROM[104] = L1;
171
172 \quad ROM[105] = MVC;
173 ROM[106] = SUBL;
   ROM[107] = JMNZ;
   ROM[108] = L2;
175
176 \quad ROM[109] = MVCV;
177 \quad ROM[110] = ADDL;
178 \quad ROM[111] = INAC;
179 \quad ROM[112] = INAC;
180 \quad ROM[113] = MVACCV;
   ROM[114] = CLAC;
   ROM[115] = INAC;
182
   ROM[116] = INAC;
183
ROM[117] = MVACC;
185 ROM[118] = JUMP;
   ROM[119] = L2;
186
187
   ROM[120] = NOP;
188
189
190
   end
191
192 endmodule
```

6.2.4 Clock Generator

```
module clock_gen(
module clock_gen(
module clk_in,
module clk_in,
cutput clk_out
module clk_in,
module clock_gen()
module clcck_in,
module clk_in,
module
```

```
parameter factor = 4;
9
10
  reg [7:0] counter = 0;
11
  reg out = 0;
12
13
  assign clk_out = out;
14
15
   always @(posedge clk_in)
16
            begin
17
                     if (counter < factor - 1) begin</pre>
18
                              counter <= counter + 1;</pre>
19
                     end
20
                     else begin
21
                              out <= ~out;
22
                              counter <= 0;
23
                     end
24
            end
25
26
  endmodule
   6.2.5
         Decoder
  module decoder (
2
3 input [15:0] X,CV,C,DCV,Z,Y,
  input [7:0] PC,
  input [7:0] MDR,
  input [7:0] MBRU,
6
   input [3:0] B_bus_ctrl,
   output reg [15:0] B_bus
8
  );
10
11
   always@( B_bus_ctrl or X or CV or C or DCV or Z or Y or PC or MBRU or MDR)
12
            begin
13
                     case(B_bus_ctrl)
14
15
                              4'b0001 : B_bus <= {16'b0,MDR};
16
                              4'b0010 : B_bus <= {16'b0,PC};
17
                              4'b0011 : B_bus <= {16'b0, MBRU};
18
                              4'b0100 : B_bus <= X;
19
                              4'b0101 : B_bus <= CV;
20
                              4'b0110 : B_bus <= C;
21
                              4'b0111 : B_bus <= DCV;
22
                              4'b1000 : B_bus <= Z;
23
                              4'b1001 : B_bus <= Y;
24
                              default : B_bus <= 16'b0;</pre>
25
26
                     endcase
27
            end
28
29
  endmodule
30
   6.2.6
         Demultiplexer
  module demux12_8bit(
  input [7:0] data_input,
```

```
5 input selection,
  output reg [7:0] A,
  output reg [7:0] B
  );
10
  always @(data_input or selection)
11
12
           begin
13
                    case(selection)
14
                             1'b0 : A = data_input;
                             1'b1 : B = data_input;
16
                    endcase
17
           end
18
19
  endmodule
  6.2.7 GPR
  module GPR(
2
  input clk,
4
5 input load,
  input [15:0] C_bus, //connects to the MIR load signal
   output reg [15:0] data_out //connects to the B_bus (MUX)
  );
9
10
   always@(posedge clk)
11
           begin
12
                    if (load) data_out <= C_bus;</pre>
13
14
           end
15
  endmodule
16
  6.2.8 MAR
1 module MAR(
  input clk,
  input load,
  input [15:0] C_bus,
  output reg [15:0] data_address
  );
  always@(posedge clk)
           begin
11
                    if (load) data_address <= C_bus;</pre>
12
           end
13
  endmodule
  6.2.9 MBRU
```

37

2

```
3
  module MBRU(
  input clk,
7 input fetch,
8 input [7:0] ins_in,
  output reg [7:0] ins_out
10
  );
11
12
  always@(posedge clk)
            begin
14
            if (fetch) ins_out <= ins_in;</pre>
15
            end
16
^{17}
18 endmodule
  6.2.10 MDR
1
2
  module MDR (
4
5
6 input clk,
7 input load,
8 input read,
9 input write,
  input [7:0] C_bus,
  input [7:0] data_in_DRAM,
11
  output reg [7:0] data_out_Bbus,
12
  output reg [7:0] data_out_DRAM
13
14
  );
15
16
  always@(posedge clk)
^{17}
            begin
18
                     if (load) data_out_Bbus <= C_bus;</pre>
19
20
                     if (read) data_out_Bbus <= data_in_DRAM;</pre>
21
22
                     if (write) data_out_DRAM <= C_bus;</pre>
23
24
            end
25
  endmodule
  6.2.11 Multiplexer (1-bit)
1
  module signal_mux(
3
4 input A,
5 input B,
6 input selection,
7 output reg data_output
  );
9
10
```

```
always @(A or B or selection)
11
12
            begin
13
                     case(selection)
                             1'b0 : data_output = A;
15
                              1'b1 : data_output = B;
16
17
                     endcase
            end
18
19
  endmodule
20
          Multiplexer (8-bit)
  6.2.12
  module mux21_8bit(
3
  input [7:0] A,
  input [7:0] B,
  input selection,
  output reg [7:0] data_output
   );
10
   always @(A or B or selection)
11
           begin
12
                     case(selection)
13
                             1'b0 : data_output = A;
14
                              1'b1 : data_output = B;
15
                     endcase
17
            end
18
  endmodule
         Multiplexer (16-bit)
  6.2.13
  module mux21_16bit(
1
  input [15:0] A,
  input [15:0] B,
  input selection,
  output reg [15:0] data_output
  );
   always @(A or B or selection)
10
           begin
11
                     case(selection)
12
                             1'b0 : data_output = A;
13
                              1'b1 : data_output = B;
14
                     endcase
15
            end
16
17
  endmodule
   6.2.14 PC
1 module PC(
```

2

```
3 input enable,
4 input clk,
5 input finish,
6 input load, //connects to PC Write signal (for tb 0)
7 input inc, //inc signal
8 input [7:0] C_bus,
9 output reg [7:0] ins_address //MBRU ins_in
10
  );
11
12 reg start = 1'b0;
  reg [1:0] state = 2'b0;
14
   initial begin
15
            ins_address <= 8'b0;</pre>
16
^{17}
18
19
  always@(posedge enable)
20
   start <= 1'b1;
22
  always@(negedge clk)
23
            begin
24
                if (start) begin
25
                      state = state+ 2'b01;
26
                end
27
           end
28
   always@(posedge clk)
30
            begin
31
                     if (finish) begin ins_address <= ins_address; end</pre>
32
                     else if (enable) begin
33
                      if (load && state == 2'b11) begin
34
                                       ins_address <= C_bus;</pre>
35
                                       end
36
                              else if (inc && state == 2'b11) begin
37
                                       ins_address <= ins_address + 8'b00000001;</pre>
38
                              end
39
40
                              else begin
                                       ins_address <= ins_address;</pre>
41
                     end
42
                     end
43
44
            end
45
46 endmodule
   6.2.15 Processor
2 module Processor(
3
4 input enable,
5 input clk,
6 input [7:0] din,
7 output [15:0] addr_out,
8 output [7:0] dout,
9 output finish,
10 output read,
11 output write
12
```

13);

```
14
vire [7:0] ins_address;
16 wire [7:0] ins_in;
17 wire [7:0] ins_out;
18 wire [29:0] MIR;
19 wire [15:0] A_bus;
20 wire [15:0] B_bus;
21 wire [15:0] C_bus;
vire Z_flag;
23 wire [15:0] X_bus;
24 wire [15:0] Y_bus;
25 wire [15:0] Z_bus;
26 wire [15:0] CV_bus;
27 wire [15:0] Counter_bus;
28 wire [15:0] DCV_bus;
  wire [7:0] MDR_bus;
29
30 wire finish_flag;
31
  assign read = MIR[6];
  assign write = MIR[5];
33
34
  assign finish = finish_flag;
35
36
  //Define the Control Store
37
38
39 control_unit CTRL_UNIT(
  .enable(enable),
41 .clk(clk),
42 .Z_flag(Z_flag),
  .addr(MIR[29:22]),
43
  .MBRU(ins_out),
44
  .MIR(MIR),
45
  .finish(finish_flag)
46
47
  );
48
49
50
51 PC PC(
52 .enable(enable),
.clk(clk),
54 .inc(MIR[4]),
55 .C_bus(C_bus),
56 .finish(finish_flag),
.ins_address(ins_address),
  .load(MIR[15])
58
59
  );
60
61
62 IRAM IRAM (
  .clk(clk),
  .addr(ins_address),
  .dout(ins_in)
65
66 );
68
69 MBRU MBRU (
70 .clk(clk),
71 .fetch(MIR[7]),
72 .ins_in(ins_in),
73 .ins_out(ins_out)
74 );
```

```
75
76
   GPR X(
77
   .clk(clk),
   .load(MIR[14]),
79
   .C_bus(C_bus),
80
   .data_out(X_bus)
81
82
83
84
85
   GPR CV( //CURRENT VALUE
86
   .clk(clk),
87
   .load(MIR[13]),
88
    .C_bus(C_bus),
89
   .data_out(CV_bus)
90
   );
91
92
93
94
   GPR C( //COUNTER
95
   .clk(clk),
96
    .load(MIR[12]),
   .C_bus(C_bus),
98
   .data_out(Counter_bus)
99
   );
100
101
102
103
   GPR DCV(//DOWNSAMPLED CURRENT VALUE
104
    .clk(clk),
    .load(MIR[11]),
106
   .C_bus(C_bus),
107
   .data_out(DCV_bus)
109
   );
110
111
112
   GPR Z(
113
   .clk(clk),
114
   .load(MIR[10]),
115
116 .C_bus(C_bus),
   .data_out(Z_bus)
118 );
119
120
121
   GPR Y(
122
   .clk(clk),
123
   .load(MIR[9]),
   .C_bus(C_bus),
125
   .data_out(Y_bus)
126
   );
127
129
130
   GPR AC(
131
   .clk(clk),
132
   .load(MIR[8]),
133
   .C_bus(C_bus),
134
   .data_out(A_bus)
135
```

```
);
136
137
138
   MDR MDR (
140
   .clk(clk),
141
   .load(MIR[16]),
142
   .read(MIR[6]),
143
   .write(MIR[5]),
144
145 .C_bus(C_bus[7:0]),
.data_in_DRAM(din),
   .data_out_DRAM(dout),
   .data_out_Bbus(MDR_bus)
148
   );
149
150
151
   MAR MAR (
152
   .clk(clk),
153
   .load(MIR[17]),
   .C_bus(C_bus[15:0]),
155
   .data_address(addr_out)
156
   );
157
159
   ALU ALU(
160
   .A_bus(A_bus),
161
   .B_bus(B_bus),
   .operation(MIR[21:18]),
163
   .C_bus(C_bus),
164
   .enable(enable),
165
   .clk(clk),
   .Z_flag(Z_flag)
167
   );
168
169
170
   decoder decoder(
171
   .X(X_bus),
172
   .CV(CV_bus),
173
174
   .C(Counter_bus),
   .DCV(DCV_bus),
175
.Z(Z_bus),
177 .Y(Y_bus),
.PC(ins_address),
   .MDR(MDR_bus),
179
   .MBRU(ins_out),
180
   .B_bus_ctrl(MIR[3:0]),
   .B_bus(B_bus)
182
   );
183
184
   endmodule
```

6.2.16 Downsampling CPU

```
1
2 'timescale 1ns / 1ps
3
4 module downsampling_CPU(
5
6 input clka,
7 input enable,
```

```
8 input [7:0] data_in,
  input [15:0] add_in,
10 input data_write,
  input data_read,
12 input selection,
13 output finish,
  output [7:0] data_out
15
16
  //define busses
17
19 wire [15:0] address_bus;
wire [7:0] data_in_bus;
vire [7:0] data_out_bus;
  wire [7:0] dram_in_bus;
  wire [15:0] dram_addr;
23
24 wire [7:0] dram_out;
25 wire write;
26 wire read;
27 wire dram_write;
28 wire dram_read;
29
  Processor Processor(
31
32
  .din(data_out_bus),
33
  .enable(enable),
  .clk(clka),
35
  .dout(data_in_bus),
36
  .addr_out(address_bus),
37
   .finish(finish),
38
   .write(write),
39
  .read(read)
40
41
  );
42
43
  DRAM DRAM (
44
45
  .addr(dram_addr),
46
  .din(dram_in_bus),
47
  .read(dram_read),
  .write(dram_write),
  .clk(clka),
50
  .dout(dram_out)
51
52
  );
53
54
55
57
58
59
  mux21_8bit data_mux(
60
   .B(data_in_bus),
61
   .A(data_in),
62
  .selection(selection),
63
  .data_output(dram_in_bus)
65
  );
66
67
  signal_mux write_mux(
```

```
69 .A(data_write),
70 .B(write),
.selection(selection),
72 .data_output(dram_write)
73 );
74
75 signal_mux read_mux(
. A(data_read),
77 .B(read),
78 .selection(selection),
79 .data_output(dram_read)
80 );
81
82 mux21_16bit address_mux(
  .B(address_bus),
83
  .A(add_in),
84
  .selection(selection),
85
  .data_output(dram_addr)
  );
88
89
   demux12_8bit data_demux (
90
    .data_input(dram_out),
91
    .selection(selection),
92
    .A(data_out),
93
    .B(data_out_bus)
94
95
    );
96
97
  endmodule
```