

1. Notions
  - a) Clock period and clock rate in terms of ms, us, ns, ps, etc and KHz, MHz, GHz, etc
  - b) Data size measurement: bit, byte, halfword, word, double word, KB, MB, GB, etc
2. Introduction
  - a) How to calculate various simple measures of computer performance, including conversion between clock rate and clock period, CPU time, average CPI, and Amdahl's Law.
  - b) How to compare the computer performance with the consideration of CPU time.
3. Number representations
  - a) Number representations in different bases: base 2, 8 and 16
  - b) Conversion among different bases (base 10, 2, and 16)
  - c) Two's complement representation for signed number
  - d) Difference between sign extension and zero extension
  - e) Floating number representation in IEEE 754
  - f) Floating number range and precision
  - g) Conversion between decimal and floating point values
4. Arithmetic
  - a) Binary addition and subtraction for signed number
  - b) Overflow detection
  - c) Multiplication/Division hardware for integer binary
  - d) Floating point addition/subtraction and multiplication
  - e) Floating point overflow/underflow
  - f) You don't need to draw the hardware diagram from scratch but you need to understand how it works
5. MIPS ISA
  - a) ISA basics
    - i. Know how to read the MIPS reference sheet
    - ii. Know the usage of 32 MIPS integer registers
    - iii. Can write and understand basic MIPS assembly programming
    - iv. Know how to translate assembly to binary machine code and vice versa.
    - v. Know how to translate assembly to C/Java code and vice versa.
    - vi. Know how to index array element with both a constant value and a variable value
    - vii. Know how to implement if-then-else statements in MIPS
    - viii. Know how to implement a for loop in MIPS
    - ix. Know how to implement a while loop in MIPS
    - x. Know the usage of PC, LO and HI
  - b) Function usage in MIPS assembly
    - i. Know what a caller needs to do before calling a function
    - ii. Know how a function call is implemented in MIPS
    - iii. Know exactly what instruction jal does
    - iv. Know what a callee needs to do before it starts its computation
    - v. Know what a callee needs to do before it returns to the calling function
    - vi. Know how to return values to the calling function
    - vii. Know exactly what instruction jr does

- viii. Know usage of stack
- c) MIPS encoding: R format, I format, J format instruction format
  - i. Addressing mode for different instructions
  - ii. How to compute and encode the offset in a conditional branch instruction (bne and beq)
  - iii. How to compute and encode the target address in J format
6. Single cycle datapath and control
  - a) Know datapath for R-format instructions: participated elements and data flow
  - b) Know control signal setting for R-format instructions
  - c) Know datapath for I-format instructions (lw and sw): participated elements and data flow
  - d) Know control signal setting for I-format instructions
  - e) Know datapath for branch instruction: participated elements and data flow
  - f) Know control signal setting for the branch instruction
  - g) Know datapath for J-format instruction: participated elements and data flow
  - h) Know control signal setting for J-format
  - i) Know why some control signal can be 'x' (don't care)
  - j) Know how the control signals control the datapath: RegDst, ALUSrc, ALUOp, RegWrite, MemRead, MemWrite, MemtoReg, Branch, and jump
  - k) Given descriptions of the new instructions, know the datapath and control signal settings.
  - l) You don't need to draw the datapath graph from scratch but you need to understand the datapath and control signal settings.

MIPS Reference Data Card ("Green Card")

MIPS Reference Data							①	②
CORE INSTRUCTION SET							OPCODE / FUNCT (Hex)	OPCODE / FUNCT (Hex)
NAME, MNEMONIC	FOR- MAT	OPERATION (in Verilog)						
Add	add	R R[rd] ← R[rs] + R[rt]	(1)	0/20 <sub>hex</sub>				
Add Immediate	addi	I R[rt] ← R[rs] + SignExtImm	(1,2)	8 <sub>hex</sub>				
Add Imm. Unsigned	addiu	I R[rt] ← R[rs] + SignExtImm	(2)	9 <sub>hex</sub>				
Add Unsigned	addu	R R[rd] ← R[rs] + R[rt]		0/21 <sub>hex</sub>				
And	and	R R[rd] ← R[rs] & R[rt]		0/22 <sub>hex</sub>				
And Immediate	andi	I R[rt] ← R[rs] & ZeroExtImm	(3)	0 <sub>hex</sub>				
Branch On Equal	bneq	I if(R[rs] == R[rt]) PC ← PC + 4 + BranchAddr	(4)	4 <sub>hex</sub>				
Branch On Not Equal	bneq	I if(R[rs] != R[rt]) PC ← PC + 4 + BranchAddr	(4)	5 <sub>hex</sub>				
Jump	j	J PC ← JumpAddr	(5)	2 <sub>hex</sub>				
Jump And Link	jral	J R[31] ← PC + 8; PC ← JumpAddr	(5)	3 <sub>hex</sub>				
Jump Register	jrr	R PC ← R[rs]		0/08 <sub>hex</sub>				
Load Byte Unsigned	lbu	I R[rt] ← [24'b0, M[R[rs]] + SignExtImm(7:0)]	(2)	24 <sub>hex</sub>				
Load Halfword Unsigned	lhu	I R[rt] ← [16'b0, M[R[rs]] + SignExtImm(15:0)]	(2)	25 <sub>hex</sub>				
Load Linked	ll	I R[rt] ← M[R[rs]] + SignExtImm	(2,7)	30 <sub>hex</sub>				
Load Upper Imm.	lui	I R[rt] ← (imm, 16'b0)		5 <sub>hex</sub>				
Load Word	lw	I R[rt] ← M[R[rs]] + SignExtImm	(2)	23 <sub>hex</sub>				
Nor	nor	R R[rd] ← ~(R[rs]   R[rt])		0/27 <sub>hex</sub>				
Or	or	R R[rd] ← R[rs]   R[rt]		0/25 <sub>hex</sub>				
Or Immediate	ori	I R[rt] ← R[rs]   ZeroExtImm	(3)	0 <sub>hex</sub>				
Set Less Than	slt	I R[rd] ← (R[rs] < R[rt]) ? 1 : 0	(2)	0/24 <sub>hex</sub>				
Set Less Than Imm.	slti	I R[rd] ← (R[rs] < SignExtImm) ? 1 : 0	(2)	0 <sub>hex</sub>				
Set Less Than Imm. Unsigned	sltiu	I R[rd] ← (R[rs] < SignExtImm) ? 1 : 0	(2,6)	0/26 <sub>hex</sub>				
Set Less Than Unsig.	sltu	R R[rd] ← (R[rs] < R[rt]) ? 1 : 0	(6)	0/2b <sub>hex</sub>				
Shift Left Logical	sll	R R[rd] ← R[rs] << shamt		0/00 <sub>hex</sub>				
Shift Right Logical	srl	R R[rd] ← R[rs] >> shamt		0/02 <sub>hex</sub>				
Store Byte	sb	I M[R[rs]] ← SignExtImm(7:0) + R[rt]	(2)	28 <sub>hex</sub>				
Store Conditional	sc	I M[R[rs]] ← SignExtImm + R[rt]; R[rt] ← (atomic) ? 1 : 0	(2,7)	38 <sub>hex</sub>				
Store Halfword	sh	I M[R[rs]] ← SignExtImm(15:0) + R[rt]	(2)	29 <sub>hex</sub>				
Store Word	sw	I M[R[rs]] ← SignExtImm + R[rt]	(2)	2b <sub>hex</sub>				
Subtract	sub	R R[rd] ← R[rs] - R[rt]	(1)	0/22 <sub>hex</sub>				
Subtract Unsigned	subu	R R[rd] ← R[rs] - R[rt]		0/23 <sub>hex</sub>				

(1) May cause overflow exception

(2) SignExtImm = { 16[immediate][15], immediate }

(3) ZeroExtImm = { 16[1b'0], immediate }

(4) BranchAddr = { 14[immediate][15], immediate, 2'b0 }

(5) JumpAddr = { PC + 4[31:28], address, 2'b0 }

(6) Operands considered unsigned numbers (vs. 2's comp.)

(7) Atomic test&set pair; R[rt] = 1 if pair atomic, 0 if not atomic

ARITHMETIC CORE INSTRUCTION SET				③	④
NAME, MNEMONIC	FOR- MAT	OPERATION	OPCODE / FUNCT (Hex)	OPCODE / FUNCT (Hex)	OPCODE / FUNCT (Hex)
Branch On FP True	bcc1t	F1 if(FPCond) PC ← PC + 4 + BranchAddr	(4)	11/8/-1	
Branch On FP False	bcc1t	F1 if(!FPCond) PC ← PC + 4 + BranchAddr	(4)	11/8/-1	
Divide	div	R Lo ← R[rs] / R[rt]; Hi ← R[rs] % R[rt]	(6)	0/-/-1a	
Divide Unsigned	divu	R Lo ← R[rs] / R[rt]; Hi ← R[rs] % R[rt]	(6)	0/-/-1a	
FP Add Single	add.s	F F[fd] ← F[fs] + F[ft]	11/10/-0		
FP Add Double	add.d	F F[fd] ← F[fs] + F[ft]	11/11/-0		
FP Compare Single	cx.s	F FPCond ← (F[fs] op F[ft]) ? 1 : 0	11/10/-y		
FP Compare Double	cx.d	F FPCond ← (F[fs] op F[ft]) ? 1 : 0	11/11/-y		
FP Divide Single	div.s	F F[fd] ← F[fs] / F[ft]	11/10/-3		
FP Divide Double	div.d	F F[fd] ← F[fs] / F[ft]	11/11/-3		
FP Multiply Single	mul.s	F F[fd] ← F[fs] * F[ft]	11/10/-2		
FP Multiply Double	mul.d	F F[fd] ← F[fs] * F[ft]	11/11/-2		
FP Subtract Single	sub.s	F F[fd] ← F[fs] - F[ft]	11/10/-1		
FP Subtract Double	sub.d	F F[fd] ← F[fs] - F[ft]	11/11/-1		
Load FP Single	lwc1	I F[rt] ← M[R[rs]] + SignExtImm	(2)	31/-/-1	
Load FP Double	lwc2	I F[rt] ← M[R[rs]] + SignExtImm	(2)	35/-/-1	
Move From Hi	mthi	R R[rd] ← Hi	0/-/-10		
Move From Lo	mtlo	R R[rd] ← Lo	0/-/-12		
Move From Control	mtc0	R R[rd] ← CR[rs]	10/0/-0		
Multiply	mult	R (Hi, Lo) ← R[rs] * R[rt]	0/-/-18		
Multiply Unsigned	multu	R (Hi, Lo) ← R[rs] * R[rt]	(6)	0/-/-19	
Shift Right Arith.	sra	R R[rd] ← R[rs] >>> shamt	0/-/-3		
Store FP Single	swc1	I M[R[rs]] ← SignExtImm + F[rt]	(2)	39/-/-1	
Store FP Double	swc2	I M[R[rs]] ← SignExtImm + F[rt]	(2)	3d/-/-1	

FLOATING-POINT INSTRUCTION FORMATS						
FR	opcode	funct	ft	fs	fd	funct
	31	26-25	21-20	16-15	11-10	6-3
FI	opcode	funct	ft	immediate		
	31	26-25	21-20	16-15	0	

PSEUDOINSTRUCTION SET			
NAME	MNEMONIC	OPERATION	
Branch Less Than	blt	I if(R[rs] < R[rt]) PC ← Label	
Branch Greater Than	bgt	I if(R[rs] > R[rt]) PC ← Label	
Branch Less Than or Equal	b1e	I if(R[rs] <= R[rt]) PC ← Label	
Branch Greater Than or Equal	bge	I if(R[rs] >= R[rt]) PC ← Label	
Load Immediate	li	R R[rt] ← immediate	
Move	movu	R R[rd] ← R[rs]	

REGISTER NAME, NUMBER, USE, CALL CONVENTION			
NAME	NUMBER	USE	PRESERVED ACROSS A CALL?
Zero	0	The Constant Value 0	N.A.
\$at	1	Assembler Temporary	No
\$v0-\$v1	2-3	Values for Function Results and Expression Evaluation	No
\$a0-\$a3	4-7	Arguments	No
\$t0-\$t7	8-15	Temporaries	No
\$s0-\$s7	16-23	Saved Temporaries	Yes
\$t8-\$t9	24-25	Temporaries	No
\$k0-\$k1	26-27	Reserved for OS Kernel	No
\$gp	28	Global Pointer	Yes
\$sp	29	Stack Pointer	Yes
\$fp	30	Frame Pointer	Yes
\$ra	31	Return Address	Yes

Copyright 2009 by Elsevier, Inc. All rights reserved. From Patterson and Hennessy, Computer Organization and Design, 4th ed.