



DIGITAL DESIGN

ASSIGNMENT REPORT

ASSIGNMENT ID : 1

Student Name: 罗嘉诚

Student ID: 12112910



Assignment 1

Question 1 (10 point)

① $(234.5)_{10} \rightarrow \text{base } 3$

$$\begin{array}{r} 3 \overline{) 234} \dots 0 \\ 3 \overline{) 78} \dots 0 \\ 3 \overline{) 26} \dots 2 \\ 3 \overline{) 8} \dots 2 \\ \hline 2 \end{array} \quad \begin{array}{r} 0.5 \\ \times 3 \\ \hline 1.5 \dots 1 \\ \rightarrow 0.5 \\ \times 3 \\ \hline 1.5 \dots 1 \\ \rightarrow 0.5 \end{array}$$

$(234)_{10} \rightarrow (22200)_3 \rightarrow \dots$

$(0.5)_{10} \rightarrow (0.11\dots)_3$

所以 $(234.5)_{10} \rightarrow (22200.11\dots)_3$

③ $(234.5)_{10} \rightarrow \text{base } 6$

$$\begin{array}{r} 6 \overline{) 234} \dots 0 \\ 6 \overline{) 39} \dots 3 \\ 6 \overline{) 6} \dots 0 \\ \hline 1 \end{array} \quad \begin{array}{r} 0.5 \\ \times 6 \\ \hline 3.0 \rightarrow 3 \\ \rightarrow 0 \end{array}$$

$(234)_{10} \rightarrow (1030)_6$ $(0.5)_{10} \rightarrow (0.3)_6$

所以 $(234.5)_{10} \rightarrow (1030.3)_6$

⑤ $(234.5)_{10} \rightarrow \text{base } 16$

$$\begin{array}{r} 16 \overline{) 234} \dots 10 (A) \\ \quad 14 \\ \quad \hline (E) \end{array} \quad \begin{array}{r} 0.5 \\ \times 16 \\ \hline 8.0 \dots 8 \\ \rightarrow 0 \end{array}$$

$(234)_{10} = (EA)_{16}$ $(0.5)_{10} = (0.8)_{16}$

② $(234.5)_{10} \rightarrow \text{base } 5$

$$\begin{array}{r} 5 \overline{) 234} \dots 4 \\ 5 \overline{) 46} \dots 1 \\ 5 \overline{) 9} \dots 4 \\ \hline 1 \end{array} \quad \begin{array}{r} 0.5 \\ \times 5 \\ \hline 2.5 \dots 2 \\ \rightarrow 0.5 \\ \times 5 \\ \hline 2.5 \dots 2 \\ \rightarrow 0.5 \end{array}$$

$(234)_{10} \rightarrow (414)_5$

$(0.5)_{10} \rightarrow (0.22\dots)_5$

所以 $(234.5)_{10} \rightarrow (414.22\dots)_5$

④ $(234.5)_{10} \rightarrow \text{base } 12$

$$\begin{array}{r} 12 \overline{) 234} \dots 6 \\ 12 \overline{) 19} \dots 7 \\ \hline 1 \end{array} \quad \begin{array}{r} 0.5 \\ \times 12 \\ \hline 6.0 \dots 6 \\ \rightarrow 0 \end{array}$$

$(234)_{10} \rightarrow (176)_{12}$

$(0.5)_{10} = (0.6)_{12}$

所以 $(234.5)_{10} \rightarrow (176.6)_{12}$

所以 $(234.5)_{10} \rightarrow (EA.8)_{16}$



Question 2 (5 point)

$$(791)_{10} \text{ 的补码 } (AAA)_{10} - (791)_{10} = (319)_{10}$$

so, the 10's complement of $(791)_{10}$ is $(319)_{10}$ ✓

Question 3 (5 point)

$$\begin{aligned} \textcircled{1} (a+b+c')(a'b'+c) &= (a+b+c')(a'b') + (a+b+c')c \\ &= aa'b' + a'b'b + a'b'c' + ac + bc + cc' \\ &= 0 + 0 + a'b'c' + ac + bc + 0 \\ &= a'b'c' + ac + bc = a'b'c' + (a+b)c = (a+b)'c' + (a+b)c \\ &= \underline{(a+b)' \oplus c} \quad \checkmark \end{aligned}$$

$$\begin{aligned} \textcircled{2} a'b'c + ab'c + abc + a'bc \\ &= a'c(b'+b) + ac(b'+b) \\ &= a'c + ac = c(a'+a) = \underline{c} \quad \checkmark \end{aligned}$$

$$\begin{aligned} \textcircled{3} (a+c)(a'+b+c)(a'+b'+c) \\ &= (aa' + ca' + ab + cb + ac + c)(a'+b'+c) \\ &= (0 + c(a+a') + ab + cb + c)(a'+b'+c) \\ &= (ab + cb + c)(a'+b'+c) = aa'b + a'b'c + a'c \\ &\quad + a'b'c + cb'b + cb \\ &\quad + a'c + b'c + c \\ &= a'b'c + a'c + cb + b'c + c \\ &= bc + a'c + b'c + c = \underline{c} \quad \checkmark \end{aligned}$$



Question 4 (15 point)

$$\begin{aligned}\textcircled{1} F_1(A, B, C) &= \sum (1, 2, 6, 7) = A'B'C + A'BC' + ABC' + ABC \\ &= A'B'C + (A'BC' + ABC') + (ABC' + ABC) = \underline{A'B'C + BC' + AB}\end{aligned}$$

$$\begin{aligned}\textcircled{2} F_2(A, B, C) &= \sum (0, 1, 2, 3, 5) = A'B'C' + A'BC + A'BC' + A'BC + AB'C \\ &= A'B'(C + C') + A'B(C + C') + AB'C \\ &= A'B' + A'B + AB'C = A'(B' + B) + AB'C \\ &= A' + AB'C = \underline{A' + B'C}\end{aligned}$$

$$\begin{aligned}\textcircled{3} F_3(A, B, C) &= \sum (3, 5, 6, 7) = A'BC + AB'C + ABC' + ABC \\ &= A'BC + ABC + AB'C + ABC + ABC' + ABC \\ &= BC(A' + A) + AC(B' + B) + AB(C + C') \\ &= \underline{BC + AC + AB}\end{aligned}$$



Question 5 (15 points)

① $F_1(A, B, C, D) = \sum (0, 2, 3, 6, 7, 10, 11, 12, 13, 15)$

		$c'd'$	$c'd$	cd	cd'
$AB \backslash CD$		00	01	11	10
$A'B'$	00	1		1	1
$A'B$	01			1	1
AB	11	1	1	1	
AB'	10			1	1

$0 \rightarrow 0000 \quad 11 \rightarrow 1011$

$2 \rightarrow 0010 \quad 12 \rightarrow 1100$

$3 \rightarrow 0011 \quad 13 \rightarrow 1101$

$6 \rightarrow 0110 \quad 15 \rightarrow 1111$

$7 \rightarrow 0111$

$10 \rightarrow 1010$

$A'B'cD + A'B'cD' + A'BcD + A'BcD' = ABC'D' + ABC'D = ABC'$

$= A'B'C + A'B'C = A'C$

$A'B'c'D' + A'B'cD' = A'B'D'$

$A'B'cD + A'B'cD' + AB'cD + AB'cD'$

$= A'B'c + AB'c = B'c$

$F_1(A, B, C, D) = A'C + B'c + cD$

$+ ABC' + A'B'D'$

$A'B'cD + A'B'cD' + ABCD + AB'cD$

$= A'cD + AcD = cD$

② $F_2(A, B, C, D) = \sum (1, 9, 10, 12, 13, 14) + d(4, 5, 8)$

	CD	$c'd'$	$c'd$	cd	cd'
$AB \backslash CD$	00	01	11	10	
$A'B'$	00		1		
$A'B$	01	X	X		
AB	11	1	1	1	
AB'	10	X	1	1	

$1 \rightarrow 0001$

$4 \rightarrow 0100$

$9 \rightarrow 1001$

$5 \rightarrow 0101$

$10 \rightarrow 1010$

$8 \rightarrow 1000$

$12 \rightarrow 1100$

$13 \rightarrow 1101$

$14 \rightarrow 1110$

$ABC'D' + AB'cD' + ABCD' + AB'cD' = AC'D' + AC'D' = AD'$

$A'B'c'D + A'B'c'D + AB'c'D + AB'c'D = A'c'D + AC'D = c'D$

$F_2(A, B, C, D) = AD' + c'D$



$$\textcircled{3} F_3(W, X, Y, Z) = \prod (10, 2, 6, 11, 13, 14, 15) + d(1, 3, 9, 10, 12)$$

$WX \backslash YZ$	00	01	11	10
00	0	X	X	0
01	1	1	1	0
11	X	0	0	0
10	1	X	0	X

$$F_3' = W'X' + YZ' + WZ$$

所以 $F_3(W, X, Y, Z) = \underline{(W+X)(Y'+Z)(W'+Z')}$ ✓



Question 6 (10 point)

$$f(a, b, c, d) = abd' + c'd + a'cd' + b'cd'$$

ab \ cd		c'd' c'd cd cd'			
		00	01	11	10
a'b'	00	0	1	0	1
a'b	01	0	1	0	1
ab	11	1	1	0	1
ab'	10	0	1	0	1

ab \ cd		c'd' c'd cd cd'			
		00	01	11	10
a'b'	00	1	0	0	1
a'b	01	1	1	1	0
ab	11	1	0	1	0
ab'	10	1	0	1	1

$$g(a, b, c, d) = (a'b'd + bcd' + ac'd)'$$

所以 fg 的真值表如下:

ab \ cd		c'd' c'd cd cd'			
		00	01	11	10
a'b'	00	0	0	0	1
a'b	01	0	1	0	0
ab	11	1	0	0	0
ab'	10	0	0	0	1

$$fg = abc'd' + a'bcd' + ab'cd' + a'b'cd'$$

$$= abc'd' + a'bcd' + b'cd' \quad \checkmark$$



Question 7 (15 point)

$$F(A, B, C, D) = \sum (1, 2, 4, 7, 8, 9, 11) + d(0, 3, 5)$$

		$C'D' \quad C'D \quad CD \quad CD'$			
$AB \backslash CD$		00	01	11	10
$A'B'$	00	x	1	x	1
$A'B$	01	1	x	1	
AB	11				
AB'	10	1	1	1	

$1 \rightarrow 0001$ $0 \rightarrow 0000$
 $2 \rightarrow 0010$ $3 \rightarrow 0011$
 $4 \rightarrow 0100$ $5 \rightarrow 0101$
 $7 \rightarrow 0111$
 $8 \rightarrow 1000$
 $9 \rightarrow 1001$
 $11 \rightarrow 1011$

$$A'B'C'D' + A'B'C'D + A'B'CD + A'B'CD'$$

$$= A'B'C' + A'B'C = A'B'$$

$$A'B'C'D' + A'B'C'D + A'BC'D' + A'BC'D$$

$$= A'B'C' + A'BC' = A'C'$$

$$A'B'C'D + A'B'CD + A'BC'D + A'BCD$$

$$= A'B'D + A'BD = A'D$$

$$A'B'C'D' + A'B'C'D + AB'C'D' + AB'C'D$$

$$= A'B'C' + AB'C' = B'C'$$

$$AB'C'D + AB'CD + A'B'C'D + A'B'CD$$

$$= AB'D + A'B'D = B'D$$

$$\text{Simplify } F(A, B, C, D) = A'B' + A'C' + A'D + B'C' + B'D \checkmark$$


① use XAND gates only

$$F(A, B, C, D) = A'(B' + C' + D) + B'(C' + D)$$

$$= A'(BCD')' + B'(CD')'$$


$$= \left((A'(BCD')')' (B'(CD')')' \right)'$$





② use NOR gates only.

$$\begin{aligned}
 F(A, B, C, D) &= A'B' + A'C' + A'D + B'C' + B'D \\
 &= A'(B' + C' + D) + B'(C' + D) \\
 &= (A + (B' + C' + D)')' + (B + (C' + D)')' \\
 &= (((A + (B' + C' + D)')' + (B + (C' + D)')')')'
 \end{aligned}$$



Question 8 (15 points)

① $F_1(A, B, C, D) = \sum(1, 3, 5, 7)$

$F_2(A, B, C, D) = \sum(2, 3, 6, 7)$

$F = F_1 F_2$

AB \ CD	00	01	11	10
00		1	1	
01		1	1	
11				
10				

$F_1 = \sum(1, 3, 5, 7)$

AB \ CD	00	01	11	10
00			1	1
01			1	1
11				
10				

$F_2 = \sum(2, 3, 6, 7)$

So, $F = F_1 F_2$

AB \ CD	00	01	11	10
00			1	
01			1	
11				
10				

$F = F_1 F_2 = A'B'CD + A'BCD$
 $= \underline{A'CD}$

② $F_1(A, B, C, D) = \sum(1, 3, 5, 6, 8, 10, 11, 12, 13)$

$F_2(A, B, C, D) = \sum(0, 3, 5, 8, 9, 11, 13, 15)$

So, $F = F_1 F_2 = \sum(3, 5, 8, 11, 13)$

AB \ CD	00	01	11	10
00			1	
01		1		
11		1		
10	1		1	

$F = F_1 F_2 = \underline{Bc'D + B'CD + AB'C'D'}$

$A'B'C'D + ABC'D = Bc'D$

$A'B'cD + AB'cD = B'cD$

$AB'C'D'$



$$\textcircled{3} F_1(A, B, C) = \prod (0, 3, 6, 7)$$

$$F_2(A, B, C) = \prod (1, 3, 7)$$

AB \ C	0	1
00	0	1
01	1	0
11	0	0
10	1	1

AB \ C	0	1
00	1	0
01	1	0
11	1	0
10	1	1

$$F = F_1 F_2$$

AB \ C	0	1
00	0	0
01	1	0
11	0	0
10	1	1

$$F = AB'C' + AB'C + A'BC'$$

$$= \underline{AB' + A'BC'}$$



PART 2: DIGITAL DESIGN LAB (TASK1)

DESIGN

Describe the design of your system by providing the following information:

- *Truth-table*

设 $a = (a_1a_0)_2, b = (b_1b_0)_2$ 其中 $a_0, a_1, b_0, b_1 \in \{0, 1\}$ 。

若 $c = a \times b$, 则 c 使用二进制表示最少需要 4 位, 即 $c = (c_3c_2c_1c_0)_2$ 其中 $c_0, c_1, c_2, c_3 \in \{0, 1\}$ 。

$a = (a_1a_0)_2$	$b = (b_1b_0)_2$	$c = (c_3c_2c_1c_0)_2$
$(00)_2$	$(00)_2$	$(0000)_2$
$(00)_2$	$(01)_2$	$(0000)_2$
$(00)_2$	$(10)_2$	$(0000)_2$
$(00)_2$	$(11)_2$	$(0000)_2$
$(01)_2$	$(00)_2$	$(0000)_2$
$(01)_2$	$(01)_2$	$(0001)_2$
$(01)_2$	$(10)_2$	$(0010)_2$
$(01)_2$	$(11)_2$	$(0011)_2$
$(10)_2$	$(00)_2$	$(0000)_2$
$(10)_2$	$(01)_2$	$(0010)_2$
$(10)_2$	$(10)_2$	$(0100)_2$
$(10)_2$	$(11)_2$	$(0110)_2$
$(11)_2$	$(00)_2$	$(0000)_2$
$(11)_2$	$(01)_2$	$(0011)_2$
$(11)_2$	$(10)_2$	$(0110)_2$
$(11)_2$	$(11)_2$	$(1001)_2$

c_3, c_2, c_1, c_0 关于 a_0, a_1, b_0, b_1 的真值表:

1. c_0 关于 a_0, a_1, b_0, b_1 的真值表

c_0	$b = (b_1b_0)_2$	$(00)_2$	$(01)_2$	$(10)_2$	$(11)_2$
$a = (a_1a_0)_2$					
$(00)_2$		0	0	0	0
$(01)_2$		0	1	0	1
$(10)_2$		0	0	0	0
$(11)_2$		0	1	0	1

2. c_1 关于 a_0, a_1, b_0, b_1 的真值表

c_1	$b = (b_1b_0)_2$	$(00)_2$	$(01)_2$	$(10)_2$	$(11)_2$
$a = (a_1a_0)_2$					
$(00)_2$		0	0	0	0
$(01)_2$		0	0	1	1
$(10)_2$		0	1	0	1
$(11)_2$		0	1	1	0

3. c_2 关于 a_0, a_1, b_0, b_1 的真值表

c_2	$b = (b_1b_0)_2$	$(00)_2$	$(01)_2$	$(10)_2$	$(11)_2$
$a = (a_1a_0)_2$					
$(00)_2$		0	0	0	0
$(01)_2$		0	0	0	0
$(10)_2$		0	0	1	1
$(11)_2$		0	0	1	0

4. c_3 关于 a_0, a_1, b_0, b_1 的真值表

c_3	$b = (b_1b_0)_2$	$(00)_2$	$(01)_2$	$(10)_2$	$(11)_2$
$a = (a_1a_0)_2$					
$(00)_2$		0	0	0	0
$(01)_2$		0	0	0	0
$(10)_2$		0	0	0	0
$(11)_2$		0	0	0	1

- Verilog design (provide the Verilog code)

根据上述真值表，可以得到逻辑表达式：

$$c_0 = b_1'b_0a_1'a_0 + b_1b_0a_1'a_0 + b_1'b_0a_1a_0 + b_1b_0a_1a_0 = b_0a_1'a_0 + b_0a_1a_0 = b_0a_0$$

$$c_1 = b_1'b_0a_1a_0 + b_1'b_0a_1a_0' + b_1'b_0a_1a_0' + b_1b_0a_1a_0' + b_1b_0a_1'a_0 + b_1b_0'a_1'a_0 + b_1b_0'a_1'a_0 \\ + b_1b_0'a_1a_0 = b_1'b_0a_1 + b_0a_1a_0' + b_1a_1'a_0 + b_1b_0'a_0$$

$$c_2 = b_1b_0a_1a_0' + b_1b_0'a_1a_0' + b_1b_0'a_1a_0' + b_1b_0'a_1a_0 = b_1a_1a_0' + b_1b_0'a_1$$

$$c_3 = b_1b_0a_1a_0$$

据此可以使用 verilog 进行编程实现两个 2-bit 二进制数的乘法器。


```

`timescale 1ns / 1ps

module UnsignedMultiplier(in1, in2, product_led);

    input [1: 0] in1;

    input [1: 0] in2;

    output [3: 0] product_led;

    assign product_led[0] = in1[0] & in2[0];


    assign product_led[1] = ((~in2[1]) & in2[0] & in1[1]) | (in2[0] & in1[1] & (~in1[0])) | (in2[1] &
(~in1[1]) & in1[0]) | (in2[1] & (~in2[0]) & in1[0]);

    assign product_led[2] = (in2[1] & in1[1] & (~in1[0])) | (in2[1] & (~in2[0]) & in1[1]);

    assign product_led[3] = in2[1] & in2[0] & in1[1] & in1[0];

endmodule

```



SIMULATION

Describe how you build the test bench and do the simulation.

- *Using Verilog(provide the Verilog code)*

```

`timescale 1ns / 1ps

module UnsignedMultiplier_sim();

reg [1: 0] in1_sim, in2_sim;

wire [3: 0] out_sim;

UnsignedMultiplier ual(.in1(in1_sim), .in2(in2_sim), .product_led(out_sim));

initial begin

    in1_sim = 2'b0; in2_sim = 2'b0;


    repeat(15) #10 {in1_sim, in2_sim} = {in1_sim, in2_sim} + 1;

    #10 $finish();


end

endmodule

```



- *Wave form of simulation result (provide screen shots)*



- *The description on whether the simulation result is same as the truth-table, is the function of the design meet the expectation.*

在上图中，in1_sim, in2_sim 分别表示输入的两个 2-bit 二进制数，out_sim 表示计算得出的这两个无符号二进制数的乘积。

仿真遍历了输入数据的所有情况（共 16 种），都得到了预期输出，完成构建一个 2-bit 二进制数乘法器的实验目标。并且该视图采用 Full version，可以看到没有多余的仿真。

THE DESCRIPTION OF OPERATION

Describe the problem occurred while in the lab and your solution. Any suggestions are welcomed.

- *Problems and solutions*

PART 2: DIGITAL DESIGN LAB (TASK2)

DESIGN

Describe the design of your system by providing the following information:

- *Truth-table*

$(A + B)'$	$B = (b_1 b_0)_2$	$(00)_2$	$(01)_2$	$(10)_2$	$(11)_2$
$A = (a_1 a_0)_2$					
$(00)_2$		11	10	01	00
$(01)_2$		10	10	00	00
$(10)_2$		01	00	01	00
$(11)_2$		00	00	00	00

$A'B'$	$B = (b_1 b_0)_2$	$(00)_2$	$(01)_2$	$(10)_2$	$(11)_2$
$A = (a_1 a_0)_2$					
$(00)_2$		11	10	01	00
$(01)_2$		10	10	00	00
$(10)_2$		01	00	01	00
$(11)_2$		00	00	00	00

$(AB)'$	$B = (b_1 b_0)_2$	$(00)_2$	$(01)_2$	$(10)_2$	$(11)_2$
$A = (a_1 a_0)_2$					
$(00)_2$		11	11	11	11
$(01)_2$		11	10	11	10
$(10)_2$		11	11	01	01

$(11)_2$		11	10	01	00
----------	--	----	----	----	----

$A' + B'$	$B = (b_1b_0)_2$	$(00)_2$	$(01)_2$	$(10)_2$	$(11)_2$
$A = (a_1a_0)_2$					
$(00)_2$		11	11	11	11
$(01)_2$		11	10	11	10
$(10)_2$		11	11	01	01
$(11)_2$		11	10	01	00


- Verilog design while using data flow (provide the Verilog code)

```

`timescale 1ns / 1ps

module DeMorgan2bit_df(x, y, q1, q2, q3, q4);
input [1: 0] x, y;
output [1: 0] q1, q2, q3, q4;
assign q1 = ~(x | y);
assign q2 = (~x) & (~y);
assign q3 = ~(x & y);
assign q4 = (~x) | (~y);
endmodule

```



- *Verilog design while using structured design (provide the Verilog code)*

```

`timescale 1ns / 1ps

module DeMorgan2bit_sd(x, y, q1, q2, q3, q4);

input [1: 0] x, y;

output [1: 0] q1, q2, q3, q4;

wire [1: 0] nx, ny;

not not1(nx[0], x[0]); not not2(nx[1], x[1]);

not not3(ny[0], y[0]); not not4(ny[1], y[1]);

nor nor1(q1[0], nx[0], ny[0]);

nor nor2(q1[1], nx[1], ny[1]);

and and1(q2[0], nx[0], ny[0]);

and and2(q2[1], nx[1], ny[1]);

nand nand1(q3[0], x[0], y[0]);


nand nand2(q3[1], x[1], y[1]);

or or1(q4[0], nx[0], ny[0]);

or or2(q4[1], nx[1], ny[1]);

endmodule

```



SIMULATION

Describe how you build the test bench and do the simulation.

- *Using Verilog (provide the Verilog code)*


```
module DeMorgan2bit_sim();
reg [1: 0] x_sim, y_sim;

wire [1: 0] q1_sim_df, q2_sim_df, q3_sim_df, q4_sim_df;
wire [1: 0] q1_sim_sd, q2_sim_sd, q3_sim_sd, q4_sim_sd;


DeMorgan2bit_df
  ual1(x(x_sim), y(y_sim), .q1(q1_sim_df), .q2(q2_sim_df), .q3(q3_sim_df), .q4(q4_sim_df));

DeMorgan2bit_sd
  ual2(x(x_sim), y(y_sim), .q1(q1_sim_sd), .q2(q2_sim_sd), .q3(q3_sim_sd), .q4(q4_sim_sd));

initial begin
  x_sim = 2'b0; y_sim = 2'b0;
  repeat(15) #10 {x_sim, y_sim} = {x_sim, y_sim} + 1;
  #10 $finish();
end
endmodule
```



- *Wave form of simulation result (provide screen shots)*



- The description on whether the simulation result is same as the truth-table, is the function of the design meet the expectation

在上图中 x_sim 和 y_sim 分别表示给出的两个 2-bit 无符号二进制数 A, B , $q1_sim_df$ 表示采用数据流描述方式设计的输出 $(A + B)'$, $q2_sim_df$ 表示采用数据流描述方式设计的输出 $A'B'$, $q3_sim_df$ 表示采用数据流描述方式设计的输出 $(AB)'$, $q4_sim_df$ 表示采用数据流描述方式设计的输出 $A' + B'$; $q1_sim_sd$ 表示采用结构化描述方式设计的输出 $(A + B)'$, $q2_sim_sd$ 表示采用结构化描述方式设计的输出 $A'B'$, $q3_sim_sd$ 表示采用结构化描述方式设计的输出 $(AB)'$, $q4_sim_sd$ 表示采用结构化描述方式设计的输出 $A' + B'$ 。

仿真遍历了输入数据的所有情况（共 16 种），都得到了预期输出。并且该视图采用 Full version，可以看到没有多余的仿真。

结论：通过上述实验结果，我们有理由相信：DeMorgan Theorem 对 2-bit 二进制数依然成立。即对于两个 2-bit 二进制数 A, B 等式 $(A + B)' = A'B'$, $(AB)' = A' + B'$ 恒成立。

THE DESCRIPTION OF OPERATION

Describe the problem occurred while in the lab and your solution. Any suggestions are welcomed.

- Problems and solutions

PART 2: DIGITAL DESIGN LAB (TASK3)

DESIGN

Describe the design of your system by providing the following information:

- Sum of Minimum Term

$$F(A, B, C, D) = \sum (0, 2, 3, 6, 7, 10, 11, 12, 13, 15) = A'B'C'D' + A'B'CD' + A'B'CD + A'BCD' + A'BCD \\ + AB'CD' + AB'CD + ABC'D' + ABC'D + ABCD$$

- Product of Maximum Item

$$F(A, B, C, D) = \prod (1, 4, 5, 8, 9, 14) \\ = (A + B + C + D')(A + B' + C + D)(A + B' + C + D')(A' + B' + C' + D)(A' + B + C \\ + D)(A' + B + C + D')$$

- Using a Karnaugh Map to Simplify the Circuit in Sum-of-Product

F	CD	(00) ₂	(01) ₂	(11) ₂	(10) ₂
AB					
(00) ₂		1	0	1	1
(01) ₂		0	0	1	1
(11) ₂		1	1	1	0
(10) ₂		0	0	1	1

$$F(A, B, C, D) = (A'B'CD + A'BCD + ABCD + AB'CD) + (A'B'CD + A'BCD + A'B'CD' + A'BCD') \\ + (AB'CD + AB'CD' + A'B'CD + A'B'CD') + (ABC'D' + ABC'D) + (A'B'C'D' + A'B'CD') \\ = CD + A'C + B'C + ABC' + A'B'D'$$

- Verilog design while using data flow (provide the Verilog code)

```
`timescale 1ns / 1ps
```

```
module minimum_sum(A, B, C, D, q1, q2, q3);
```

```
input A, B, C, D;
```


```
output q1, q2, q3;
```

```
assign q1 = (~A & ~B & ~C & ~D) | (~A & ~B & C & ~D) | (~A & ~B & C & D) | (~A & B & C & ~D) | (~A & B & C & D) | (A & ~B & C & ~D) | (A & ~B & C & D) | (A & B & ~C & ~D) | (A & B & ~C & D) | (A & B & C & D);
```

```
assign q2 = (A | B | C | ~D) & (A | ~B | C | D) & (A | ~B | C | ~D) & (~A | B | C | D) & (~A | B | C | ~D) & (~A | ~B | ~C | D);
```

```
assign q3 = (C & D) | (~A & C) | (~B & C) | (A & B & ~C) | (~A & ~B & ~D);
```

```
endmodule
```



SIMULATION

Describe how you build the test bench and do the simulation.

- *Using Verilog (provide the Verilog code)*

```

`timescale 1ns / 1ps

module minimum_sum_sim();

reg A_sim, B_sim, C_sim, D_sim;

wire q1_sim, q2_sim, q3_sim;

minimum_sum

ual(A(A_sim), .B(B_sim), .C(C_sim), .D(D_sim), .q1(q1_sim), .q2(q2_sim), .q3(q3_sim));

initial begin

    A_sim = 0; B_sim = 0; C_sim = 0; D_sim = 0;


    repeat (15) #10 {A_sim, B_sim, C_sim, D_sim} = {A_sim, B_sim, C_sim, D_sim} + 1;

    #10 $finish();

end

endmodule

```



- Wave form of simulation result (provide screen shots)



- *The description on whether the simulation result is same as the truth-table, is the function of the design meet the expectation*

在上图中，A_sim, B_sim, C_sim, D_sim 分别表示输入数据的 A,B,C,D 的取值，q1_sim 表示使用“Sum of Minimum Term”方式计算出表达式 $F(A, B, C, D)$ 的值，q2_sim 表示使用“Product of Maximum Item”方式计算出表达式 $F(A, B, C, D)$ 的值，q3_sim 表示使用卡诺图化简得到的表达式计算出表达式 $F(A, B, C, D)$ 的值。

仿真遍历了输入数据的所有情况（共 16 种），都得到了预期输出。并且该视图采用 Full version，可以看到没有多余的仿真。

THE DESCRIPTION OF OPERATION

Describe the problem occurred while in the lab and your solution. Any suggestions are welcomed.

- *Problems and solutions*