



**Academic Year: 2019 -2020**

**Department  
of  
Electronics & Communication Engineering**

**St. Thomas' College of Engineering & Technology**

**Laboratory Report on  
Analog & Digital Electronics Lab  
Code: ESC 391**

**Name:** Mayukh Barman Ray

**Year:** 2<sup>nd</sup> **Stream:** *Computer Science & Engineering*

**Semester:** 3<sup>rd</sup> **Class Roll No:** 04

**Group:** 1-31(Even)

**University Roll No.:** 12200119061

**General Information**

<b>Course Name</b>	Analog & Digital Electronics Lab	<b>Semester</b>	III
<b>Course Code</b>	ESC 391	<b>Year with stream</b>	2 <sup>ND</sup> year CS
<b>Course Credit</b>	2	<b>Session</b>	2019-2020
<b>Faculty Instructor/s</b>	SMC	<b>Class hours and total class load</b>	4hrs
<b>Technical Assistant/s</b>		<b>Laboratory</b>	Electronics Lab. [Room No. 106]

<b>Course objectives</b>	This laboratory courses on hands-on experiments are for undergraduate Engineering students studying the course of Analog & Digital Electronics Lab. After completion of this course, the students will be able to perform various experiments to supplement their theoretical understanding of analog & digital electronics.
--------------------------	--

**Course Outcome:**

After completion of the course student will be able to

CO	CO Statements	Bloom's Level
C.1	<b>Analyze</b> the truth table of basic combinational circuits and sequential circuits.	<b>Analyze</b>
C.2	<b>Apply</b> the design knowledge of flip-flops to realise them with logic gates.	<b>Apply</b>
C.3	<b>Apply</b> the knowledge to <b>design</b> Shift Registers using J-K / D Flip Flop.	<b>Create</b>
C.4	Able to <b>Analyze</b> the timing diagram of different sequential logic diagram.	<b>Analyze</b>
C.5	<b>Analyze</b> the frequency of oscillation condition of an electrical circuit.	<b>Analyze</b>
C.6	<b>Design</b> of a Schmitt Trigger using 555 timer & realization of the in input /output waveform.	<b>Create</b>

**CO--PO/PSO/BLOOM'S LEVEL matrix of the course:**

CO	PO												PSO 1	PSO 2
	PO 1	PO 2	PO 3	PO 4	PO 5	PO 6	PO 7	PO 8	PO 9	PO 10	PO 11	PO 12		
CO1														
CO2														
CO3														
CO4														
CO5														
CO6														

**Recommended books**

1. Sedra & Smith-Microelectronic Circuits- Oxford UP
2. Boylestad & Nashelsky- Electronic Devices - Pearson/PHI
3. Millman & Halkias – Integrated Electronics, McGraw Hill.
4. A. Anand Kumar, Fundamentals of Digital Circuits- PHI
5. D. Ray Chaudhuri- Digital Circuits-Vol-I & II, 2/e- Platinum
6. H. Taub & D. Shilling, Digital Integrated Electronics- McGraw Hill

**Grading:** Grading to be done as per university rule.

### List of Experiments

Expt. No.	Name of Experiment	Page No.	Date of Expt.	Signature	Grade awarded
1	Design a Full Adder using basic gates and verify its output / Design a Full Subtractor circuit using basic gates and verify its output.	4-11	15.09.20 & 22.09.20		
2	Construction of Decoder & Multiplexer circuits using logic gates.	12-17	29.09.20		
3	Realization of RS / JK / D flip flops using logic gates.				
4	Design of Shift Register using J-K / D Flip Flop.				
5	Realization of Synchronous Up/Down counter.				
6	Design a Phase-Shift Oscillator.				
7	Design of a Schmitt Trigger using 555 timer.				

**EXPERIMENT NO: 2****Title:** Design of Decoder & Multiplexer circuits using logic gates.**Objective:** To construct a 2 to 4 decoder & 4:1 multiplexer using logic gates.

<b>The Experiment Covers the Course Outcome:</b>	<b>Analyze</b> the truth table of basic combinational circuits and sequential circuits.
<b>Bloom's Cognitive Domain:</b>	<b>Analyze</b>

**Function Table:****FOR 2 TO 4 DECODER**

Enable	INPUTs		OUTPUTs			
E	A (MSB)	B (LSB)	D <sub>0</sub>	D <sub>1</sub>	D <sub>2</sub>	D <sub>3</sub>
1	0	0	1	0	0	0
1	0	1	0	1	0	0
1	1	0	0	0	1	0
1	1	1	0	0	0	1
0	x	x	0	0	0	0

**BOOLEAN EXPRESSION:**


$$D_0 = E \cdot A' \cdot B'$$

$$D_1 = E \cdot A' \cdot B$$


$$D_2 = E \cdot A \cdot B'$$

$$D_3 = E \cdot A \cdot B$$

**LOGIC CIRCUIT DIAGRAM FOR DECODER :**



**BLOCK DIAGRAM FOR 4:1 MULTIPLEXER:**



**FUNCTION TABLE:**

S1	S0	INPUTS Y
0	0	$D0 \rightarrow D0 S1' S0'$
0	1	$D1 \rightarrow D1 S1' S0$
1	0	$D2 \rightarrow D2 S1 S0'$
1	1	$D3 \rightarrow D3 S1 S0$

**BOOLEAN EXPRESSION:**

$$Y = D0 S1' S0' + D1 S1' S0 + D2 S1 S0' + D3 S1 S0$$

**CIRCUIT DIAGRAM FOR MULTIPLEXER:**


**APPARATUS:** 1. Trainer Kit.

**COMPONENTS:**

Complete the following table as per circuit diagram and collect the component from Laboratory.

Sl.no	IC no.	IC Description	Qty
1	74HC04	Hex Inverter	1
2	74HC11	Triple 3-Input AND gate	2

**OBSERVATION:** The decoder circuit made in this experiment verified the above truth table.



2:4 Decoder

Like 1

TINKER  
C.A.D

2:4 Decoder

Stop Simulation

Code

design by:  
mayukh barman ray

Edited 11/7/20, Created 11/4/20

Tinker this

Enable\_ A1,A0

3 2 1 0

5.00 V

3.04 mA

74VHC04

74VHC11

74VHC11

2:4 Decoder

Like 1

TINKER  
C.A.D

2:4 Decoder

Stop Simulation

Code

design by:  
mayukh barman ray

Edited 11/7/20, Created 11/4/20

Tinker this

Enable\_ A1,A0

3 2 1 0

5.00 V

3.04 mA

74VHC04

74VHC11

74VHC11

2:4 Decoder

Like 1

TINKER  
C.A.D

2:4 Decoder

Stop Simulation

Code

design by:  
mayukh barman ray

Edited 11/7/20, Created 11/4/20

Tinker this

Enable\_ A1,A0

3 2 1 0

5.00 V

3.04 mA

74VHC04



74VHC11

74VHC11

Page 7 of 25



Discussion:-



**Questionnaires:**

1. Design Full adder using 3 to 8 decoder.
2. Design Full subtractor using 3 to 8 decoder.
3. Design and implement  $F(A,B,C) = \sum m(1,2,4,7)$  using suitable MUX.
4. Design and implement  $F(A,B,C) = \sum m(1,2,4,7)$  using suitable Decoder.

<b>Teacher's signature with date</b>	
--	--