

# 1. Problem Statement

## Two-Stage Operational Amplifier at 1 um technology


If  $K_N' = 120 \mu\text{A}/\text{V}^2$ ,  $K_P' = 25 \mu\text{A}/\text{V}^2$ ,  $V_{TN} = |V_{TP}| = 0.5$ ,  $\lambda_n = 0.06 \text{V}^{-1}$ , and  $\lambda_p = 0.08 \text{V}^{-1}$ .

Design a two-stage, CMOS op amp that meets the following specifications. Assume the channel length is to be  $1 \mu\text{m}$  and the load capacitor is  $C_L = 10 \text{pF}$ .

**Note: For 1um design consider the standard model used in the lab.**

$A_v > 3000 \text{V/V}$	$V_{DD} = 2.5 \text{V}$	$GB = 5 \text{MHz}$	$SR > 10 \text{V}/\mu\text{s}$
$60^\circ$ phase margin	$0.5 \text{V} < V_{out} \text{ range} < 2 \text{V}$	$ICMR = 1.25 \text{V to } 2 \text{V}$	$P_{diss} 2 \text{mW}$

## 2. Circuit Diagram



### 3. Spice Code

#### a) SPICE CODE for AC Analysis of circuit:

```
*mini project
.include "1um_model.sp"
*set sizing of MOS
m1 1 3 2 0 N_1u w=1.644u l=1u
m2 4 5 2 0 N_1u w=1.644u l=1u
m3 1 1 6 6 P_1u w=20u l=1u
m4 4 1 6 6 P_1u w=20u l=1u
m5 2 9 0 0 N_1u w=4.25u l=1u
m6 7 4 6 6 P_1u w=209.6u l=1u
m7 7 9 0 0 N_1u w=20.77u l=1u
m8 9 9 0 0 N_1u w=4.25u l=1u
*capacitors
ib 6 9 30ua
Cc 7 4 2pf
Cl 7 0 10pf
vdd 6 0 2.5v
*set Vin val
vin1 3 10 dc 1.8v
vin2 5 12 dc 1.8v
vac 12 10 ac 1v
.ac dec 10 1 1g
.op
.probe
.end
```

## b) SPICE CODE FOR Transient Analysis:

```
*mini project
.include "1um_model.sp"
*set sizing of MOS
m1 1 3 2 0 N_1u w=1.644u l=1u
m2 4 5 2 0 N_1u w=1.644u l=1u
m3 1 1 6 6 P_1u w=20u l=1u
m4 4 1 6 6 P_1u w=20u l=1u
m5 2 9 0 0 N_1u w=4.25u l=1u
m6 7 4 6 6 P_1u w=209.6u l=1u
m7 7 9 0 0 N_1u w=20.77u l=1u
m8 9 9 0 0 N_1u w=4.25u l=1u
*capacitors
ib 6 9 30ua
Cc 7 4 2pf
Cl 7 0 10pf
vdd 6 0 2.5v
*set Vin val
vin1 3 10 dc 1.8v
vin2 5 11 dc 1.8v
vin3 12 11 ac sin(0 0.0002 1000)
.op
.tran 1u 40ms
.probe
.end
```

## 4. Calculations

1.) The first step is to calculate the minimum value of the compensation capacitor  $C_c$ ,  
 $C_c > (2/10)(10 \text{ pF}) = 2 \text{ pF}$

2.) Choose  $C_c$  as 3pF. Using the slew-rate specification and  $C_c$  calculate  $I_5$ .  $I_5$   
 $= (2 \times 10^{-12})(10 \times 10^6) = 20 \text{ } \mu\text{A}$

3.) Next calculate  $(W/L)_3$  using ICMR requirements

$$(W/L)_3 = \frac{30 \times 10^{-6}}{25 \times 10^{-6} [2.5 - 2 - 0.65 + 0.25]} = 20 \rightarrow (W/L)_3 = (W/L)_4 = 20$$

4.) Now we can check the value of the mirror pole,  $p_3$ , to make sure that it is in fact greater than  $10GB$ . Assume the  $C_{ox} = 6 \text{ fF}/\mu\text{m}^2$ . The mirror pole can be found as

$$p_3 \approx \frac{-gm_3}{2C_{gs3}} = \frac{-\sqrt{2K'pS3I_3}}{2(0.667)W3L3C_{ox}} = \frac{(2 \times 25 \times 10^6) \times (30) \times (15 \times 10^{-6})^{1/2}}{2 \times (0.667) \times 30 \times 1 \times (6 \times 10^{-3})^{1/2}} = 0.62 \text{ GHz}$$

or 622 MHz. Thus,  $p_3$ , is not of concern in this design because  $p_3 \gg 10GB$ .

5.) The next step in the design is to calculate  $gm_1$  to get

$$gm_1 = (5 \times 10^6)(2\pi)(2 \times 10^{-12}) = 62.83 \mu\text{S}$$

Therefore,  $(W/L)_1$  is

$$(W/L)_1 = (W/L)_2 = \frac{gm_1^2}{2K_N I_1} = \frac{(62.83 \times 10^{-6})^2}{2 \times 120 \times 15} = 1.644$$

$$\Rightarrow (W/L)_1 = (W/L)_2 = 1.644$$

6.) Next calculate  $V_{DS5}$ ,

$$V_{DS5} = (-1) - (-2.5) - \sqrt{\frac{20 \times 10^{-6}}{120 \times 10^{-6} \times 1.6449}} - 0.65 = 0.28168 \text{ V}$$

Using  $V_{DS5}$  calculate  $(W/L)_5$  from the saturation relationship.

$$(W/L)_5 = \frac{2(20 \times 10^{-6})}{(120 \times 10^{-6})(0.2816)^2} = 4.25$$

7.) For  $60^\circ$  phase margin, we know that

$$gm_6 \geq 10gm_1 = 691.3 \mu\text{S}$$

Assuming that  $gm_6 = 691.3 \mu\text{S}$  and knowing that  $gm_4 = 150 \mu\text{S}$ , we calculate  $(W/L)_6$  as

$$(W/L)_6 = 20 \times \frac{691.3 \times 10^{-6}}{(150 \times 10^{-6})} = 97.74$$

8.) Calculate  $I_6$  using the small-signal  $g_m$  expression:

$$I_6 = \frac{(691.13 \times 10^{-6})^2}{(2)(25 \times 10^{-6})(97.74)} = 94.256 \mu\text{A}$$

If we calculate  $(W/L)_6$  based on  $V_{out}(\text{max})$ , the value is approximately 15. Since 94 exceeds the specification and maintains better phase margin, we will stay with  $(W/L)_6 = 94$  and

$$I_6 = 94.256 \mu\text{A}.$$

With  $I_6 = 94.256 \mu\text{A}$  the power dissipation is

$$P_{diss} = 5\text{V} \cdot (30 \mu\text{A} + 94.256 \mu\text{A}) = 0.6218 \text{mW}$$

9.) Finally, calculate  $(W/L)_7$

$$(W/L)_7 = \frac{4.2 \times 97.74 \times 10^{-6}}{20 \times 10^{-6}} = 20.77$$

Let us check the  $V_{out}(\text{min})$  specification although the W/L of M7 is so large that this is probably not necessary. The value of  $V_{out}(\text{min})$  is

$$V_{out}(\text{min}) = V_{DS7}(\text{sat}) = \sqrt{\frac{2 \cdot 97.74}{120 \cdot 20.77}} = 0.28 \text{V}$$


which is less than required. At this point, the first-cut design is complete.

10.) Now check to see that the gain specification has been met


$$A_v = \frac{(62.83 \times 10^{-6})(691.3 \times 10^{-6})}{20 \times 10^{-6} (.08 + .06) 97.74 \times 10^{-6} (.08 + .06)} = 1133.36 \text{V/V}$$

**If the gain specification is not met, then the currents,  $I_5$  and  $I_6$ , can be decreased or the W/L ratios of M2 and/or M6 increased. So I have increased W/L ratio of M6 in the final design to get a desired value of  $A_v > 3000$**


# 5. Simulation




200uV input



Vout in transient analysis




Phase plot in AC analysis



-3db frequency in AC analysis





**Magnitude Plot in AC Analysis**

## 6. Observation Tables

S.No.	(W/L)6	gm1 ( $\mu$ S)	VDS5 (V)	gm6 ( $\mu$ S)	Av (V/V)	I5 ( $\mu$ A)	I6 ( $\mu$ A)	-3db freq (KHz)	GM (db)	PM (deg)
1.	97.7	58.3	3.69e-1	766	360.945	28.7	74.5	163.27 562	-28.761 048	88.10
2.	150	58.3	3.69e-1	1170	627.5	28.7	114	109.90 343	-29.443 602	84.35
3.	180	58.3	3.69e-1	1410	831.9	28.7	137	80.56	-29.632 364	82.70
4.	209.6	58.3	3.69e-1	1630	1131.3	28.7	159	51.565 538	-29.556 951	81.15
5.	234.5	58.3	3.69e-1	1790	3010	28.7	175	9.2509 604	-28.894 108	79.6



## 7. Conclusion

1. A two stage differential amplifier was designed using the given specifications. It was found that increasing the value of  $(W/L)_6$  increased the gain of the differential amplifier which is visible in the above observations.
2. The 2-Stage Opamp using CMOS had an equivalent effect on increasing  $I_6$ .
3. 3db Frequency decreases with increasing  $(W/L)_6$  or  $I_6$  equivalently.

### 4. Table for calculated values of circuit parameters for $S_6 = 97.7$ vs Simulated results

S.No.	Parameter	Calculated Value	Simulated Value	Deviation
1	$I_6$ ( $\mu A$ )	97.74	74.5	23.77%
2	$g_{m1}$ ( $\mu S$ )	62.83	58.3	7.21%
3	$g_{m4}$ ( $\mu S$ )	141.42	145	2.53%
4	$g_{m6}$ ( $\mu S$ )	691.13	766	10.83%
5	$A_v$ (V/V)	1133.36	360.945	68.15%

## 8. Result

1. We have successfully designed a two-stage, CMOS op amp that met the criterion specified in the problem statement.
2. We have done AC and Transient Analysis of the circuit & observed the 3dB Frequency, Phase Margin, Gain Margin and Voltage Gain for different values of  $(W/L)_6$
3. **DESIGN -**

