

Date 09/Aug/19

## Unit - 2 Arithmetic & Logic Unit

### # Carry Look Ahead Adder :-

Delay in propagation of carry in 4-bit binary adder. So, fast adder is required called as carry look ahead adder. In this adder, we calculate the carry of each stage in advance.

#### FULL ADDER -

$$\text{sum} (S_i) = A_i \oplus B_i \oplus C_i \quad \text{--- (1)}$$

$$\text{carry} (C_{i+1}) = (A_i \oplus B_i) C_i + \underbrace{A_i B_i}_{\downarrow} \quad \text{--- (2)}$$

$G_i$  (Carry generator).  
 $P_i$  (Carry Propagator)

Let us assume,

$$A_i \oplus B_i = P_i$$

$$A_i B_i = G_i$$

$$\text{sum} (S_i) = P_i \oplus C_i \quad \text{--- (3)}$$

$$\text{carry} (C_{i+1}) = P_i \cdot C_i + G_i \quad \text{--- (4)}$$

At,  $i = 0$

$$S_0 = P_0 \oplus C_0 \quad \text{--- (5)}$$

$$C_1 = P_0 \cdot C_0 + G_0 \quad \text{--- (6)}$$

\*  $C_0$  is always zero.  
 $C_0 = 0$ .

At,  $i=1$ 

$$S_1 = P_1 \oplus C_1 \quad \text{--- } ⑦$$

$$C_2 = P_1 \cdot C_1 + G_1, \quad \text{--- } ⑧$$

Putting ⑥ in ⑧.

$$C_2 = P_1 [P_0 \cdot C_0 + G_0] + G_1,$$

$$C_2 = P_1 P_0 C_0 + P_1 G_0 + G_1, \quad \text{--- } ⑨$$

At,  $i=2$ 

$$S_2 = P_2 \oplus C_2 \quad \text{--- } ⑩$$

$$C_3 = P_2 \cdot C_2 + G_2 \quad \text{--- } ⑪$$

Putting ⑨ in ⑪

$$C_3 = P_2 [P_1 P_0 C_0 + P_1 G_0 + G_1] + G_2.$$

$$C_3 = P_2 P_1 P_0 C_0 + P_2 P_1 G_0 + P_2 G_1 + G_2 \quad \text{--- } ⑫$$

At,  $i=3$ 

$$S_3 = P_3 \oplus C_3 \quad \text{--- } ⑬$$

$$C_4 = P_3 \cdot C_3 + G_3 \quad \text{--- } ⑭$$

Putting ⑫ in ⑭.

$$C_4 = P_3 [P_2 P_1 P_0 C_0 + P_2 P_1 G_0 + P_2 G_1 + G_2] + G_3$$


$$C_4 = P_3 P_2 P_1 P_0 C_0 + P_3 P_2 P_1 G_0 + P_3 P_2 G_1 + P_3 G_2 + G_3 \quad \text{--- } ⑮$$

\*  $C_1, C_2, C_3, C_4, \dots$  are called carry generator.

1. It is used to eliminate delay in carry propagation in Binary adder.
2. In binary adder each stage depend upon carry generated by previous stage.
3. It create lots of delay if we want to add two large binary no.
4. So, in this we calculate carry for each stage in advance in order to avoid delay.

Date \_\_\_\_\_

fig. carry look ahead adder.



# Booth's algorithm for

Multiplication of Unsigned numbers :-


e.g.  $11 \times 13$ .

$$\begin{array}{r} 1011 \\ \times 1101 \\ \hline \end{array} \rightarrow \text{multiplicand (m)}$$
$$\begin{array}{r} \\ \times \\ \hline \end{array} \rightarrow \text{Multiplier (Q)}.$$

$$\begin{array}{r} 1011 \\ 0000 \\ \hline 0101 \\ + 1011 \\ \hline 10001111 \end{array}$$

$$AQ = 10001111$$


Hardware Diagram :-



Date \_\_\_\_\_

Count = no. of bits in multiplier

## Flowchart :-



## Example :

Initially.      C    A    Q    M    n (count)

0    0    110    1011    4

1<sup>st</sup> cycle      ↓ 0    1011    110    1011    neg

↓ 0    0101    1110    1011    3

2<sup>nd</sup> cycle      ↓ 0    0100    1111    1011    2

↓ 0    1101    1111    1011    neg

$\begin{array}{r} 010 \\ 1011 \\ \hline 1101 \end{array}$

3<sup>rd</sup> cycle      ↓ 0    0110    1111    1011    1

↓ 0    0001    1111    1011    neg

$\begin{array}{r} 110 \\ 1011 \\ \hline 0001 \\ C=1 \end{array}$

4<sup>th</sup> cycle      ↓ 0    0000    1111    1011    0

AQ = 10001111 Ans

(Booth Algorithm) -

# Multiplication of Signed Number :

8421


$$+3 = 0011$$

$$-3 = \quad \quad \quad 0011$$

(2's complement) 1100 ← 1's

$$+ \quad \quad \quad 1 \leftarrow 1$$

$$\begin{array}{r} -3 = \\ \hline 1101 \end{array}$$

Flowchart :-

$$\stackrel{d}{=} -3x - 2 = 6.$$

$$3 = 0011$$

$$-3 = \begin{array}{r} \uparrow 100 \\ + \\ \hline 1101 \end{array} - M$$

A Q Q-1 M n.

$$2 = 0010$$

$$-2 = \begin{array}{r} \uparrow 101 \\ + \\ \hline 1110 \end{array} - Q$$

Init

$$0 \quad \cancel{1110} \quad 0 \quad 1101 \quad 4$$

$$\downarrow \rightarrow \cancel{111} \quad \cancel{0} \rightarrow_{\text{neg}}$$

1st

$$0 \quad 0111 \quad 0, \quad 1101 \quad 3.$$

2nd

$$A-M \\ 0011 \quad 0111 \quad 0 \quad 1101$$

$$\cancel{111} \quad \cancel{111} \quad \cancel{0} \rightarrow_{\text{neg}}$$

$$6 = 0110$$

$$0001 \quad 1011 \quad 1 \quad 1101 \quad 2$$

$$\cancel{111} \quad \cancel{111} \quad \cancel{1} \rightarrow_{\text{neg}}$$

3rd

$$0000 \quad 1101 \quad 1 \quad 1101 \quad 1$$

$$- \begin{array}{r} 0000 \\ 0010 \\ + 1 \\ \hline 1101 \end{array}$$

4th

$$0000 \quad 0110 \quad 1 \quad 1101 \quad 0$$

$$- \begin{array}{r} 0000 \\ 0010 \\ + 1 \\ \hline 0011 \end{array}$$

$$AQ = 00000110. \underline{\text{ans.}}$$

Range formula :-

(For 2's complement)

$$= \boxed{(-2^{n-1}) \text{to } + (2^{n-1} - 1)}$$

where  $n = \text{no. of bits}$

$n = 4 \text{ bit}, -8 \text{ to } +7$


$n = 5 \text{ bit}, -16 \text{ to } +15$

$n = 6 \text{ bit}, -32 \text{ to } +31$


Date 19.08.19.

## ~~FF~~ Array Multiplier :-

Arrangement of cells in the form of Array is called Array Multiplier or Binary Multiplier.



## Cell Diagram :



#

4x3 Array multiplier :-



$$\begin{array}{r} A_3 \ A_2 \ A_1 \ A_0 \\ \times \ B_2 \ B_1 \ B_0 \end{array}$$

$$A_3B_0 \ A_2B_0 \ A_1B_0 \ A_0B_0$$


$$A_3B_1 \ A_2B_1 \ A_1B_1 \ A_0B_1 \times$$

$$A_3B_2 \ A_2B_2 \ A_1B_2 \ A_0B_2 \times \times$$

$$C \ S_5 \ S_4 \ S_3 \ S_2 \ S_1 \ S_0$$



Ques. Design a  $2 \times 2$  bit Array multiplier using half adders and AND gate.



Ques. Addition & Subtraction using 2's complement.

$$\textcircled{1} \quad \begin{array}{r} +5 \rightarrow 0101 \\ +3 \rightarrow 0011 \\ \hline 1000 \end{array}$$

$$\textcircled{2} \quad \begin{array}{r} -5 \rightarrow 1010 \\ +2 \rightarrow 0010 \\ \hline 0110 \end{array}$$

If no. to be added have same sign but result has opposite sign then overflow.

$$\textcircled{3} \quad \begin{array}{r} +5 \rightarrow 0101 \\ -3 \rightarrow 1101 \\ \hline 10010 \end{array}$$

neglected  
overflow

$$\underline{\text{Ans}} = +(0010)$$

$$\begin{array}{r} -5 \rightarrow 1011 \\ +3 \rightarrow 0011 \\ \hline 1110 \end{array}$$

$$\begin{array}{r} -5 \rightarrow 0101 \\ 1' \rightarrow 1010 \\ \hline +1 \\ \hline 1011 \end{array}$$

$$\begin{aligned} \underline{\text{Ans}} &= -(1110) \\ &= -\left(\begin{array}{r} 0001 \\ +1 \\ \hline 0010 \end{array}\right) \end{aligned}$$

$$\underline{\text{Ans.}} = -(0010)$$

8421  
1110

#

Rules for 2's complement :-

1. If result has carry, neglect it  
Check the sign bit (s)
  - $s = 0$ , Result will be +ve
  - $s = 1$ , Result will be -ve  
-(2's complement of Result)
2. If result has no carry, check the sign bit (s)
  - $s = 0$ , Result will be +ve.
  - $s = 1$ , Result will be -ve  
-(2's complement of Result).

## 3. Overflow,

If sign bit of no's are same but Result has different sign bit, then overflow occurs.

msb or sign bit  
 ↑                      → LSB  
 0 1 0 1

If signed no.

Sign bit = 0, +ve.  
 = 1, -ve.

Date \_\_\_\_\_

1

$$\begin{array}{r} \text{011} \\ + 110 \\ \hline \text{①0000} \end{array}$$

neglected

not overflow

Solve  $-5, -5$  using 2's complement

$$\begin{array}{r} 5 = 0101 \\ 101 \end{array}$$

$$\begin{array}{r} -5 = 1010 \\ + 1 \\ \hline 1011 \end{array}$$

$$-5 = 1011$$

$$\begin{array}{r} -5 = 1011 \\ + 1 \\ \hline 0010 \end{array}$$

neglected. overflow

so answer is not in range.

$$-5 = 00101$$

$$-5 = 11010$$

$$\begin{array}{r} + 1 \\ \hline -5 = 11011 \end{array}$$

$$11011$$

$$\begin{array}{r} + 11011 \\ \hline 01010 \end{array}$$

overflow

$$\begin{array}{r} (01001) \\ + 1 \\ \hline (01010) \end{array}$$

$$(10)$$

Date \_\_\_\_\_

3.

$$\begin{array}{r}
 -5 \\
 -4 \\
 \hline
 -9
 \end{array}
 \quad
 \begin{array}{r}
 S = 0101 \\
 -5 = 1010 \\
 +1 \\
 \hline
 1011
 \end{array}$$
  

$$\begin{array}{r}
 -4 = 0100 \\
 -4 = 1011 \\
 +1 \\
 \hline
 1100
 \end{array}$$

$$\begin{array}{r}
 1011 \\
 +1100 \\
 \hline
 \textcircled{1} 0111
 \end{array}$$

overflow.

Ques. Perform Booth multiplication for  $-5 \times +3$ .

	A	Q	$Q_{-1}$	M	n	$\overset{M}{\text{ }} \overset{Q}{\text{ }}$
Initially	0	0011,	0,	1011	4	$\begin{array}{r} 0000 \\ -1011 \end{array}$
1 <sup>st</sup>	$0101$	$0011$	0	1011	4	$\begin{array}{r} 0000 \\ 0100 \\ +1 \\ \hline 0101 \end{array}$
	$\swarrow \searrow$	$\swarrow \searrow$	$\nearrow$	$\nearrow$		
	$0010$	$1001$	1	1011	3	
	$\swarrow \searrow$	$\swarrow \searrow$	$\nearrow$	$\nearrow$		
2 <sup>nd</sup>	$0001$	$0100$	1,	1011	2	$\begin{array}{r} 0001 \\ +1011 \\ \hline 1100 \end{array}$
	$\swarrow \searrow$	$\swarrow \searrow$	$\nearrow$	$\nearrow$		
3 <sup>rd</sup>	$1100$	$0100$	1	1011	2	$\begin{array}{r} 0001 \\ +1011 \\ \hline 1100 \end{array}$
	$\swarrow \searrow$	$\swarrow \searrow$	$\nearrow$	$\nearrow$		
	$1110$	$0010$ ,	0,	1011	1	
	$\swarrow \searrow$	$\swarrow \searrow$	$\nearrow$	$\nearrow$		
4 <sup>th</sup>	$1111$	$0001$	0.	1011	0.	$\begin{array}{r} 0001 \\ +1011 \\ \hline 1100 \end{array}$
	$\swarrow \searrow$	$\swarrow \searrow$	$\nearrow$	$\nearrow$		

$$AQ = 1110001$$

$$AQ = -(1110001)$$

$$= -15 \cdot \text{Ans}$$

$$15 = 000001111$$

$$15' = 111100000$$

$$\begin{array}{r}
 +1 \\
 \hline
 111100001
 \end{array}$$

Date

Ques.

M Q

 $-13 \times +11$  using Booth Algorithm


$$\begin{array}{r} 13 = 01101 \\ -13 = \begin{array}{r} 10010 \\ + \\ 10011 \end{array} \end{array}$$

$$\begin{array}{r} 11 = 01011 \\ -11 = \begin{array}{r} 10100 \\ + \\ 10101 \end{array} \end{array}$$

$$\begin{array}{r} 8421 \\ 13 01101 \\ 11 01011 \end{array}$$

A Q Q<sub>-1</sub> M n

Initially 0 01011 0 10011 5



1<sup>st</sup>

A-M	01101	01011	0	10011	5
\ \ /\	11011	11111	→ neg		
00110	10101	1	10011	4	01100
\ \ /\	11111	11111	→ neg		+ 1
00011	01010	1	10011	3	01101

2<sup>nd</sup>

A+M	10110	01010	1	10011	3	00011
\ \ /\	11011	00101	0	10011	2	10011

3<sup>rd</sup>

A-M	01000	00101	0	10011	2	11011
\ \ /\	00100	00010	1	10011	1	01100

4<sup>th</sup>

A+M	10111	00010	1	10011	1	00100
\ \ /\	11011	10001	0	10011	0	10011

1101110001

-(1101110001)

-(143) Ans

$$\begin{array}{r}
 143 \\
 143 \\
 -143 \\
 \hline
 0
 \end{array}$$

$$\begin{array}{r}
 128 64 32 16 8 4 2 1 \\
 143 \rightarrow 001 0 0 0 1 1 1 1 \\
 \hline
 1' - 1101110000 \\
 \hline
 1101110000
 \end{array}$$

$$\begin{array}{r}
 1101110000 \\
 + 1 \\
 \hline
 1101110001
 \end{array}$$

Because 2's complement has unique representation of zero.

Date \_\_\_\_\_

(For 1's complement)

# Range Formula :-

$$-(2^{n-1}) \text{ to } + (2^{n-1} - 1).$$

where,  $n = \text{no. of bits required}$ .

$$n = 4, -7 \text{ to } +7.$$

$$n = 5, -15 \text{ to } +15.$$

Ques. 1  $+12 \rightarrow 01100$

Sol.  $-12 \rightarrow \begin{array}{r} 10011 \\ \hline \cancel{1} \end{array} \quad (1\text{'s complement})$

Ques. 2  $+21 \rightarrow 010101$

Sol.  $-21 \rightarrow \begin{array}{r} 101010 \\ \hline \end{array} \quad (1\text{'s complement})$

32 16 8 4 2 1  
0 1 0 1 0 1

$$\begin{array}{r} 2^5 - 1 \rightarrow 2^5 - 1 \\ -31 \rightarrow +31 \end{array}$$

Ques. Using 1's complement :-

(a)  $-5 + 3$

$$5 = 0101$$

(1's)

$$-5 = 1010$$

$$1010$$

$$+3 = 0011$$

$$\begin{array}{r} +0011 \\ \hline 1101 \end{array}$$

(2's)

$$\begin{array}{r} -5 + 1 = 1010 \\ +1 \\ \hline 1011 \end{array}$$

$$-5 \quad 1011$$

$$+3 \quad \underline{+0011}$$

1110

$$\text{Ans} \rightarrow -(1110)$$

$$\text{Ans} \rightarrow -(0001)$$

$$\text{Ans} \rightarrow -(0010)$$

$$= (2)$$

(b)  $+5 - 3$ .

$$+5 = 0101$$

$$+3 = 0011$$

$$-3 = 1100$$

$$\begin{array}{r} 0101 \\ +1100 \\ \hline \underline{10001} \end{array}$$

$$0001$$

$$+1$$

$$\underline{10001}$$

$$0010$$

$$+1$$

$$\underline{0010}$$

$$\text{Ans} = (0010)$$

## Rule for 1's Complement Arithmetic :-

1. If carry, add again its result, then check the sign bit.

Sign bit  $\rightarrow 0$ , Result will be +ve.

Sign bit  $\rightarrow 1$ , Result  
 $= -(1\text{'s of Result})$ .

2. If no carry then check the sign bit.

Sign bit  $\rightarrow 0$ , Result will be +ve.

Sign bit  $\rightarrow 1$ , Result  
 $= -(1\text{'s of Result})$ .

Ques (c)  $-5 - 3$ .

$$5 = 00101$$

$$-5 = 11010$$

$$3 = 00011$$

$$-3 = 11100$$

$$-5 = 11010$$

$$-3 = \underline{+} 11100$$

$$\underline{\underline{110110}}$$

$$\begin{array}{r} 10110 \\ + \quad 1 \\ \hline \end{array}$$

$$\begin{array}{r} 10110 \\ + \quad 1 \\ \hline 10111 \end{array}$$

$$-(\begin{smallmatrix} 1 & 1 & 2 \\ 0 & 1 & 0 & 0 \end{smallmatrix})$$

$$-8 \text{ Ans}$$

Date \_\_\_\_\_

(d)

$$+ 5 + 3 .$$


$$+ 5 = 00101$$

$$+ 3 = \begin{array}{r} 00011 \\ + \end{array}$$

$$\begin{array}{r} 01000 \\ \hline 8421 \end{array}$$

$$\begin{array}{r} \text{Ans} = 01000 \\ \hline = 8 \text{ Ans} \end{array}$$

# Restoring division Method for unsigned numbers:



Date

$$\begin{array}{r}
 M \quad Q \\
 \uparrow \quad \uparrow \\
 4) 12 \left( 3 - Q \right) \\
 - 12 \\
 \hline
 0 \rightarrow R
 \end{array}$$

$$\begin{aligned}
 M &= 4 = \frac{8421}{0100} \\
 Q &= 12 = 1100
 \end{aligned}$$

M	A	Q	operation	Count(n)
---	---	---	-----------	----------

0100	0000	1100	Initial	4
------	------	------	---------	---

1st.

0001	1111	1111
1011	0001	1000
+ 1		
<u>1101</u>		

LLS  
(AQ)

1101	1000	A $\leftarrow A - M$
------	------	----------------------

0001	0100	0001	1000	Q $\leftarrow 0$
1011	+ 1			Restore A.
<u>1101</u>				
0100	0011	1000		

LLS  
(AQ)

0100	1111	0000	A $\leftarrow A - M$
------	------	------	----------------------

0011	0100	0011	0000	Q $\leftarrow 0$
1011	+ 1			Restore A
<u>1101</u>				
0100	0011	0000		

LLS  
(AQ)

0100	0010	0000	A $\leftarrow A - M$
------	------	------	----------------------

0011	0100	0010	0000	Q $\leftarrow 1$
1011	+ 1			1.
<u>0010</u>				
0100	0010	0000		


LLS (AQ)

0100	0100	0010	A $\leftarrow A - M$
------	------	------	----------------------

0011	0100	0000	0010	A $\leftarrow A - M$
1011	+ 1			0
<u>0000</u>				
0100	0000	0011		

Q  $\leftarrow 1$ .A  $\rightarrow 0$  (Rem)Q  $\rightarrow (011)_2 \Rightarrow 3$  (Quot)

Date



(3)

M

A

(7)

Q

operation

Count (n)

011

000

111

initial

3

~~1st~~

011

001

110

logical left  
shift (A, Q)

A = 001

M = 011

M' = 100

011

110 X

A  $\leftarrow A - M$ 

2

~~2nd~~

011

001

110

Q  $\leftarrow 0$ ~~2nd~~

011

011

100

L.L.S.  
(A, Q)

1

~~3rd~~

011

000

101

Q  $\rightarrow 1$ 

1

~~3rd~~

011

001

010

L.L.S.

(A, Q)

~~3rd~~

011

110 X

010

A  $\leftarrow A - M$ ~~3rd~~

011

001

010

Q  $\leftarrow 0$ 

0

Restore A

AQ  $\geq$  001010Result:A  $\leftarrow 001 = 1$  (Remainder)Q  $\leftarrow 010 = 2$  (Quotient)

Date \_\_\_\_\_

Ques. Find the no. of address lines and input output data lines for the following memory capacity.

(i)  $2K \times 16$

(ii)  $64K \times 8$

(iii)  $1M \times 8$

(iv)  $1G \times 16$

(v)  $16KB$

Add lines .

$$(i) \quad 8K = 2 \times 2^{10} = 11$$

Data Lines / I/O data bits  
16 bits

(iv) Add lines

$$= 1 \times 2^{30}$$

$$= 30$$

Data Lines  
16 bits

(ii) Add lines .

$$64K = 2^6 \cdot 2^{10} = 16 \text{ lines.}$$

Data Lines  
8 bits

$$(v) \quad 16 \text{ KB}$$

$$= 16 \times 8$$

$$\text{Add} = 2^4 \times 2^{10}$$

$$= 14 \text{ lines}$$

(iii) Add lines


$$1M = 1 \times 2^{20} = 20$$

Data Lines  
8 bits

$$\text{Data Lines} = 8.$$

Date \_\_\_\_\_

## # Non-Restoring Division method (for Unsigned No.)



$$\begin{array}{r} 6 \\ \overline{)15^2} \\ 12 \\ \hline 3 \end{array}$$

Date \_\_\_\_\_

Ques.  $15 \div 6$  by non-Restoring.

	M	A	Q	operation	n
1.	0110	0000	1111	Initially.	4
2.	0110	0001	1110	LLS	
	0110	1011	1110	$A \leftarrow A - M$	
	0110	1011	1110	$Q_0 = 0$	3

3.	0110	0111	1100	LLS	
	0110	1101	1100	$A \leftarrow A + M$	
	0110	1101	1100	$Q_0 = 0$	2

3.	0110	1011	1000	LLS	
	0110	0001	1000	$A \leftarrow A + M$	
	0110	0001	1001	$Q_0 = 1$	1

4.	0110	0011	0010	LLS	
	0110	1101	0010	$A \leftarrow A - M$	
	0110	1101	0010	$Q_0 = 0$	0
	0110	0011	0010	$A \leftarrow A + M$	

$$A = R \pm 0011 = 3$$

$$Q = Q = 0010 = 2$$

~~AKTU~~  
✓

$$\begin{array}{r} 3 \overline{) 15} (5 \\ -15 \\ \hline x \end{array}$$

Ques. Perform the division process of  $\frac{00001111}{15}$  by  $\underline{0011}_3$  (use a dividend of 8 bits)

	M	A	Q	operation	n.
	$0011$	$\underline{0000}$	$1111$	Initially	4
1.	$0011$	$0001$	$1110$	LLS	
	$0011$	$\underline{1110}$	$1110$	$A \leftarrow A - M$	
	$0011$	$\underline{1110}$	$1110$	$Q_0 = 0$	3

2.	$0011$	$1101$	$1100$	LLS	
	$0011$	$\underline{0000}$	$1100$	$A \leftarrow A + M$	
	$0011$	$\underline{0000}$	$1101$	$Q_0 = 1$	2

3.	$0011$	$0001$	$1010$	LLS	
	$0011$	$\underline{1110}$	$1010$	$A \leftarrow A - M$	
	$0011$	$\underline{1110}$	$1010$	$Q_0 = 0$	1

4.	$0011$	$1101$	$0100$	LLS	
	$0011$	$0000$	$0100$	$A \leftarrow A + M$	
	$0011$	$\underline{0000}$	$0100$	$Q_0 = 1$	

$$A = 0000 \Rightarrow R = 0$$


$$Q = 0101 \Rightarrow Q = 5$$

Date 18/09/19.

## # Design of ALU (Arithmetic Logic Shift) Unit

### (i) Design of Arithmetic Circuit :


1 X 1




$S_1$	$S_0$	$C_i$	operation
0	0	0	$A_i^o$ (Transfer)
0	0	1	$A_i^o + 1$ (Increment)
0	1	0	$A_i^o - 1$ (Decrement)
0	1	1	$A_i^o - 1 + 1$ (Transfer)
1	0	0	$A_i^o + B_i^o$ (Addition)
1	0	1	$A_i^o + B_i^o + 1$ (Addition with Carry)
1	1	0	$A_i^o + \bar{B}_i^o$ (Subtraction with Borrow)
1	1	1	$A_i^o + \bar{B}_i^o + 1$ (Subtraction)

Diagram


4 X 4



Date \_\_\_\_\_




### iii) # Design of Logic Unit :-




$S_1$	$S_0$	operation
0	0	AND
0	1	OR
1	0	XOR
1	1	NOT

Ques 2 Design a digital circuit that perform the logic operation XOR, XNOR, NOR, NAND. Use two selection variables. Show the logic diagram of 1 stage.

$S_1$	$S_0$		
0	0	$I_0$	$S'_1 S'_0 I_0$
0	1	$I_1$	$S'_1 S_0 I_1$
1	0	$I_2$	$S_1 S'_0 I_2$
1	1	$I_3$	$S_1 S_0 I_3$




Ques 3 Design a 4-bit decremental circuit using block diagram.  $A - 1 = A + 1111$



Date 19/9/19

## # Design of ALU :-



Truth Table for MUX

$S_3$	$S_2$	Operation
0	0	Arithmetic
0	1	Logic
1	0	Right shift
1	1	Left shift

Date \_\_\_\_\_


Page No. \_\_\_\_\_

Truth Table for ALU Circuit: $X \rightarrow \text{either } 0 \text{ or } 1$ 

$S_3$	$S_2$	$S_1$	$S_0$	$C_{in}$	F
0	0	0	0	0	Transfer A (A)
0	0	0	0	1	Increment (A+1)
0	0	0	1	0	Decrement (A-1)
0	0	0	1	1	Transfer A (A)
0	0	1	0	0	Addition (A+B)
0	0	1	0	1	Add with carry (A+B+1)
0	0	1	1	0	Sub with Borrow (A+B̄)
0	0	1	1	1	Subtraction (A+B̄+1)
0	1	0	0	$\times$	AND (A·B)
0	1	0	1	$\times$	OR (A+B)
0	1	$\oplus$	0	$\times$	XOR (A⊕B)
0	1	$\oplus$	1	$\times$	NOT ( $\bar{A}$ )
1	0	$\times$	$\times$	$\times$	Right Shift
1	1	$\times$	$\times$	$\times$	Left Shift


Date \_\_\_\_\_

### iii) Design of Shift circuit :




S	$F_0$	$F_1$	$F_2$	$F_3$	operation
0	$I_L$	$A_3$	$A_2$	$A_1$	Right shift
1	$A_2$	$A_1$	$A_0$	$I_R$	Left shift

Right shift :-



Left

Shift :-



Ques. 7/(c-3) by Restoring division.

Date \_\_\_\_\_

M	A	Q	n.	R	a
1101	0000	0111	4		0011
1101	0000	1110	LLS		
1101	<u>0001</u>	1110	A < A+M		
1101	<u>0000</u>	1110	3		0011
1101	0000	1110	XNS		
1101	0001	1100	LLS		
1101	<u>1110</u>	1100	A < A+M		
1101	<u>1110</u>	1100	$Q_0 \leftarrow 0$		
1101	0001	1100	Restore A		
1101	<u>0001</u>	1100	2		
1101	0011	1000	LLS		
1101	<u>0000</u>	1000	A < A+M		
1101	<u>0000</u>	1001	$Q_0 \leftarrow 1, 1$		
1101	<u>0000</u>	0010	LLS		
1101	<u>1110</u>	0010	A < A+M		
1101	<u>1110</u>	0010	$Q_0 \leftarrow 0$		
1101	<u>0001</u>	0010	0		
$A = 000\bar{1} = 1$					
$Q = 0010 = 2$					

Date 25/9/19

#

## Floating Point Representation :-

Position of pt. is fluctuating either in decimal or binary  
to represent floating point number

$$\boxed{\pm m \times r^{\pm e}}$$

where,  $\downarrow$   
 $m$  = mantissa / significand  
absolute

$r$  = Radix (base)

$r = 10$  for Decimal no.

$r = 2$  for Binary.

$e$  = exponent (Power).

For example, 1. Decimal.

235.000

In floating pt.  $\rightarrow 23.5 \times 10$

$\rightarrow 2.35 \times 10^2$

$\rightarrow 2.3500 \times 10^{-2}$

2. Binary.

1101.00

In floating pt.  $\rightarrow 110.1 \times 2^1$

$\rightarrow 11.01 \times 2^2$

$\rightarrow 11010 \times 2^{-1}$

## Normalization of Floating pt. no. :-

'1' should be placed as integer before point  
Then only it is called normalization of floating  
pt. no.

e.g.  $1.26154 \times 10^2$

Ques. Convert into normalized form ?

$$\rightarrow 0.001011 \\ 1.011 \times 2^{-3}$$

## # IEEE 754 floating point representation :

1. Single Precision (32 bits) floating pt. standard.

$\pm e + (2^{8-1} - 1)$		
$\pm e + 127$		
Sign bit	Biased exponent	Normalised Mantissa
1 bit	8 bits	23 bits

2. Double Precision (64 bits) floating pt. Standard

$\pm e + (2^{11-1} - 1)$		
$\pm e + 1023$		
Sign bit	Biased Exponent	Normalised Mantissa
1 bit	11 bits	52 bits

where,

Biased exponent = every no. must be represent in +ve exp form.

sign bit = sign of mantissa

Date \_\_\_\_\_

$$d \rightarrow -ve$$

128	64	32	16	8	4	2	1
1				1	0	1	

Ques.

$$-110.1 \times 2^2$$

$$\Rightarrow -1.01 \times 2^4$$

↓  
only save

Single precision :-

131		
1	+4 + 127	101 0000000000000000000000
1 bit	8 bits	23 bits

131		
1	10000011	101000000000000000000000
1 bit	8 bit	23 bits

Double precision :-

131		
1	+4 + 1023	101000000000000000000000
1 bit	11 bits	52 bits

131		
1	100000000011	1010 - 48 times 0
1 bit	11 bits	52 bits

Date \_\_\_\_\_

Ques.

Represent  $-5.2$  using single precision floating point standard.

$$-5.2 \Rightarrow -101.0011 \Rightarrow -1.010011 \times 2^6$$

Single Precision :-

1	+6 + 127	010011000000000000000000
1 bit	8 bits	23 bits

1	10000101	010011000000000000000000
1 bit	8 bits	23 bits

Ques.1 Represent -110.5 using IEEE 32 bit single precision format.

Ques.2 Represent 384 using 64 bit floating point representation.

Ques.3 What are the four essential component of a no. in floating point notation.

Ques.4 Represent 0.1875 using 32 bit floating pt. format

Solution:

Sol.1

$$\begin{array}{r} 2 \Big| 11 & 1 \\ 2 \Big| 5 & 1 \\ 2 \Big| 2 & 0 \\ \hline & 1 \end{array}$$

$$\begin{array}{l} 0.5 \times 2 = 1, 0 \\ 0 \times 2 = 0 \end{array} \quad \begin{array}{l} 1 \\ 0 \end{array}$$

$$-110.5 = 1011.10$$

sign	biased exponent	normalized mantissa
1 bit	8 bit	23 bits

$$-1 \cdot 01110 \times 2^3$$

$$1 | +e+127 | 01110000\ldots18$$

$$[1 | +3+127 | 01110000\ldots18]$$

$$\boxed{\begin{array}{|c|c|c|} \hline 1 & 10000010 & 01110000\ldots18 \\ \hline 1 \text{ bit} & 8 \text{ bits} & 23 \text{ bit} \\ \hline \end{array}}$$

Sol. 3.

$$384 = 1100000000.00$$

$$1.1000000 \times 2^8$$

<u>0</u>	$+8 + 1023$	1000000000...44
1 bit	11 bits	52 bits

<u>0</u>	10000000001	1000000000...44
1 bit	11 bits	52 bits

Sol. 3.

1. Sign.
2. Mantissa / significand.
3. exponent
4. Radix.

Sol. 4.

$$0.1825$$


$$0.1825 \times 2 = 0.365 \quad 0$$

$$0.365 \times 2 = 0.73 \quad 0$$

$$0.73 \times 2 = 1.46 \quad 1$$

$$0.46 \times 2 = 0.92 \quad 0$$

$$0.92 \times 2 = 1.84 \quad 1$$



$$\Rightarrow 1.01 \times 2^{-3}$$

<u>1</u>	$-3 + 127$	01000...21
----------	------------	------------

<u>1</u>	0111100	01000...21
1	8 bit	23 bit

## # Arithmetic Operations on floating no. :-

1. Addition of floating pt. no.
2. Subtraction of F.P.N.
3. Multiplication of F.P.N
4. Division of F.P.N.

## # Types of overflows & underflows in F.P.N. :-

Overflow :- If result of operation is more than the possible value maximum

Underflow :- If result of operation is less than the minimum possible value.

- \* Mantissa (significand) overflow/underflow
- \* Exponent overflow/underflow

## # Subtraction

### Addition Algorithm :-

1. Check for zero.
2. Align the significand (make exponent of both no. equal)  
[ make smaller exponent no. equal to larger exp. no.]
3. Perform Addition or Subtraction.
4. Normalize the Result.

example,  $f_1 = 0.2 \times 10^{+3}$   
 $f_2 = 0.3 \times 10^{+2}$

Date \_\_\_\_\_

$$f_3 = f_1 + f_2$$

$$f_2 = 0.03 \times 10^{+3}$$

$$f_1 = 0.2 \times 10^{+3}$$

$$f_3 = 0.23 \times 10^{+3}$$

$$f_3 = 2.3 \times 10^{+2}$$

$$\boxed{f_3 = (0.0100 \times 10^{+2})}$$

$$0.3 \times 2 = 0.6 = 0$$

$$0.6 \times 2 = 1.2 = 1$$

$$0.2 \times 2 = 0.4 = 0$$

$$0.4 \times 2 = 0.8 = 0$$

