

Date 27/9/19.

Unit-3

~~# Types of Instⁿ :- 0, 1, 2, 3 Add Instⁿ~~

~~1. check for zero. # Instⁿ Code :-~~

~~2. add the exponent & check for overflow.~~

~~3. multiply the mantissa.~~

~~# Instruction cycle :-~~

~~Instⁿ cycle specifies a set of steps to process an instruction.~~

Major Sub-cycles of Instⁿ cycle :

1. fetch cycle 2. Execute cycle.

Steps or Procedure

1. Fetch an Instⁿ

steps in fetch cycle 2. Decode the opcode of Instⁿ.

3. Evaluate effective address of operand.

4. Fetch operands from memory if any.


steps in execute cycle 5. Execute Instⁿ (Processing by ALU).

6. Store the result in Memory.

1/2/4
2/2/8
20/48
10/24

Date _____


* Let us assume,
Basic Computer Memory size = 4096×16
= $2^{12} \times 16$ bits
add. = 12 bits
Memory word / data = 16 bits



Computer Register used :-

1. IR → Instruction Register
2. DR → Data Register → 16 bits
3. AR → Address Register → 12 bits
4. PC → Program Counter → Address of next Instⁿ
5. AC → Accumulator Register
6. TR → Temporary Register.
7. INPR → Input Register → 8 bits
8. OUTR → Output Register → 8 bits

Instruction Cycle :-



Date

Types of Instⁿ cycle :-

1. Memory Reference :-

15	14	12 11	0
I (mode)	op code (000 to 110)	Memory Address	
I=0 direct addressing			
I=1 indirect addressing			

1 bit 3 bits 12 bits

16 bits

2. Register Reference :-

15	14	12 11	0
(mode)	111 (opcode)	Register operations	
I=0			

1 bit 3 bits 12 bits

16 bits

3. I/O Reference :-


15	14	12 11	0
(mode)	111 (opcode)	I/O operations	
I=1			

1 bit 3 bits 12 bits

16 bits

Date 30/9/19.


~~Ques.~~ Flowchart of Basic Instruction Cycle :-



Date _____

Flowchart for Interrupt cycle :-

R = Interrupt



0	Return add.
1	Interrupt Add
PC = i + 1	

Date 9.10.19

- Ques.
1. How many references to memory are needed to bring an operand into a processor register for
 - (i) Direct Address "Inst".
 - (ii) Indirect Address "Inst".
 2. A digital computer has a memory unit with a capacity of $16,384$ or $16K$ words, 40 bits per word. The "Inst" code format consist of 6 bits for the operation part & 14 bits for the address part (no direct mode bit). Two "Inst" are packed in one memory word, and 40 bit "Inst" register (IR) is available in control unit. formulate a procedure for fetching & executing for this computer.

✓ Ques. 3) Explain various phases of an "Inst" cycle.

Ans 18-19

Answer :


Ans. 1 (i) 2

1. Fetch "Inst" from memory.
2. Fetch the operand.

(ii) 3.


1. Fetch "Inst" from memory.
2. To determine Effective address of operand.
3. Fetch the operand.

Ans 20



$$\begin{aligned}
 &= 16K \\
 &= 2^4 \times 2^{10} \\
 &= 2^{14}
 \end{aligned}$$

Address bits = 14.



Steps:


1. Fetch 40 bits Instⁿ from main memory.
2. Save this Instⁿ in IR.
3. Decode operation part 1 of Instⁿ 1 using 6×2^6 decoder.
4. Fetch operand of Instⁿ 1.
5. Execute Instⁿ 1.
6. Decode op part 2 of Instⁿ 2 using 6×2^6 decoder.
7. Fetch operand of Instⁿ 2.
8. Execute Instⁿ 2.

- W.W.3
2. Fetch the Instⁿ
 3. Decode the op code
 4. Perform execution operation by ALU.
 5. Determine the Add. where result is to be stored.
 6. Determine the value of PC / Add. of Instⁿ.
 7. Determine the E.A. of operands.
 8. Fetch the operand from main memory.
 9. Store the final result.
 10. If no interrupt then go to determine the Instⁿ add. of next Instⁿ.
 11. If there is any interrupt process the interrupt by saving the state of CPU in memory and going to the address of interrupt program.
 12. After processing interrupt, return again to the address of last executing Instⁿ.

Date 10/10/19

Execution of Complete Instⁿ # Complete Computer Description :- (cycle)

flowchart of complete instⁿ cycle



Date 10/10/19

~~✓~~ Status of flag / Status Bit Cond" / Cond" Codes :

After each ALU operation, the status of CPU is represented by status bits or "cond" codes. It is stored in a register called Status Register.

Common Status Flags :

- | | |
|------------------|---|
| 1. Sign Bit (S) | $S \leftarrow 0$, +ve
$S \leftarrow 1$, -ve |
| 2. Zero Bit (Z) | $Z \leftarrow 1$, zero
$Z \leftarrow 0$, non-zero. |
| 3. Carry Bit (C) | $C \leftarrow 0$, if no carry generates.
$C \leftarrow 1$, if carry generates. |
| 4. Overflow (V) | $V \leftarrow 1$, overflow
$V \leftarrow 0$, no overflow. |

MSB \oplus (MSB-1)

Ques. 1011

$$\begin{array}{r} + 1011 \\ \hline 10000 \end{array}$$

$C \leftarrow 1$

$Z \leftarrow 1$

Ques.

1011

$$\begin{array}{r} + 1011 \\ \hline 10000 \end{array}$$

MSB

MSB-1

$$V = 0 \oplus (0-1)$$

$$V = 0 \oplus 1$$

$V = 1$

overflow

Ques.

1011

$$\begin{array}{r} + 0100 \\ \hline 1111 \end{array}$$

$Z \rightarrow 0$

$S \rightarrow 1$

$C \rightarrow 0$

$V \rightarrow 0$

$$V = \text{MSB} \oplus (\text{MSB}-1)$$

$$= 1 \oplus (1-1)$$

$$= 1 \oplus (1-0)$$

$$V = 0$$

#

Program


Interrupt :-

A signal which temporary suspends the normal execution of an "instruction" cycle and executes its own functions / sub-routine.

function is a small program that performs specific task.

#

Types of Program Interrupt :-



24
#

24

Program Control :

- ↳ status flag
- ↳ interrupt

It will change the normal execution sequence of instruction. It affects the Program counter badly.

They can be -

- conditional
- unconditional

Types of PCI :-

Program control Inst ⁿ	Symbol
1. Branch	BR
2. Jump	JMP
3. Skip	SKP
4. Call	CALL
5. Return	RETURN
6. Compare	CMP
7. Test	TST

Branch & Jump Inst :-

I ₁
I ₂
JMP
I ₃

unconditional
 JMP 150
 BR 150

I ₁
I ₂
I ₃

conditional

JC 150 C = 1
 (Jump if carry)
 JP 150 S = 0

(Jump if positive no.)

I ₁
I ₂
I ₃
SKP
I ₄
I ₅
I ₆
I ₇

JNC 150 C = 0
 (Jump NO carry)
 JM 150 S = 1
 (Jump Minus/Neg. no.)
 JZ 150 Z = 1
 (Jump zero).

* It causes to skip the next inst.

JNZ Z = 0
 (Jump no. zero).

JV V = 1
 (Jump if overflow)

SKP Z

JNV V = 0.
 (Jump no overflow).

✓ 3.

Call and Return Inst :-

graph
 save int stack

I ₁
I ₂
CALL Subroutine address
I ₃
I ₄
subroutine
I ₅
I ₆
I ₇
RETURN


CALL 150

starting address of subroutine (function)

Stack in memory :

CALL operations

1. $SP \leftarrow SP - 1$
2. $M[SP] \leftarrow PC$
3. $PC \leftarrow$ subroutine start address.

RETURN operation .

1. $PC \leftarrow M[SP]$
2. $SP \leftarrow SP + 1$.

4. Compare Inst :-

CMP A, B .

It always compare two operands with the help of status bits. It is done by the subtraction of two no.

e.g. $CMP 15, 30$
 $\rightarrow CMP 30$

5. Test Inst :-

TST A, B .

IT AND the two no's and change the status flag.

TST 1100, 0000

$\Rightarrow Z = 1$

Instruction Code :

instruct computer to perform specific

A group of bits used in the instruction, used to specify what to do.

called as macrooperation as specifies set of micro-operations

1. Operation Code :- specifies the operation to be performed by that instruction such as add, subtract, shift, complement, multiply.

2. Address Field(s) :- On what operation should be performed either stored in memory address or in register address. It specifies rule for interpreting or modifying address

3. Mode field → It specifies how to access the address of operands.


<u>Instruction format :-</u>	mode	op code	address field(s)
------------------------------	------	---------	------------------

Ques. 1. The memory unit of a computer has 856 K words of 32 bit each. The computer has an instruction format with 4-fields, ① an op code field, ② a mode field to specify one of 7 addressing modes ③ a register address field to specify one of 60 processor register and ④ a memory address. Specify the instruction format & the no. of bits in each field if the instruction is in 1 memory word.

Sols. (ii) mode field - 7 addressing nodes = $2^3 = 8$ bits

(iii) Reg. add. field - 60 processor reg = $2^6 = 64$ bits


(iv) Memory add. = 256K = $2^8 \times 2^{10}$
 $= 2^{18} = 18$ bits



(i) OP code = $32 - (3 + 6 + 18)$
 $= 32 - 27$
 $= 5$ bits.

Types of Instructions :-

It is Based on CPU organization.



1 Single Accumulator Organization :-

- * In each operation there should be a use of single accumulator organization. It is a ^{specialized} register itself.
- * It has one address field.
- * denoted by AC \rightarrow Accumulator Registers.

2. General Register Organization :

- * NO specialised registers.
- * 2-address field or 3-address field.

3. Stack Organization :

- * There are two operations performed i.e. push and pop (deletion).
- * Work on LIFO.
- * It has 0 address field.
- * Storage
 1. Memory stack : portion of main memory.
 2. Register stack : set of reg. work on concept of stack.

Ques 1: Solve the following arithmetic operation.

$$X = (A+B) * (C+D) \text{ using}$$

- 1) 3-address inst" ↓ memory add.
- 2) 2-address inst" $(D+C) * (B+A)$
- 3) 1-address inst" stack
- 4) 0-address inst" $X = ?$

Sol. d.

ADD R_1, A, B [$R_1 \leftarrow M[A] + M[B]$].

ADD R_2, C, D [$R_2 \leftarrow M[C] + M[D]$].

PRO X, R_1, R_2 [$X \leftarrow R_1 * R_2$].

2. MOV R_1, A [$R_1 \leftarrow M[A]$].

ADD R_1, B [$R_1 \leftarrow R_1 + M[B]$].

MOV R_2, C [$R_2 \leftarrow M[C]$].

ADD R_2, D [$R_2 \leftarrow R_2 + M[D]$].

MUL R_1, R_2 [$R_1 \leftarrow R_1 * R_2$].

$\text{MOV X, R}, [M[X] \leftarrow R]$

3.

Accumulator Register $\leftarrow AC$.

Load A $AC \leftarrow M[A]$.

ADD B $AC \leftarrow AC + M[B]$.

Store T $M[T] \leftarrow AC$.

Load C $AC \leftarrow M[C]$.

ADD D $AC \leftarrow AC + M[D]$.

MUL T $AC \leftarrow AC * M[T]$.

Store X $M[X] \leftarrow AC$.

4.

PUSH A $TOS \leftarrow A$

PUSH B $TOS \leftarrow B$

ADD $TOS \leftarrow A \cdot (A+B)$

PUSH C

$TOS \leftarrow C$

$TOS \leftarrow D$





ADD $TOS \leftarrow (C+D)$

MUL

$TOS \leftarrow ((A+B) * (C+D))$

POP X

$M[X] \leftarrow TOS$.



✓ 8.12

Ques 2. WAP to evaluate the arithmetic statement

$$X = \underline{A - B + C} \oplus (\underline{DXE} - F).$$

$G + H \times K$.

Sol. ① 3 address Instⁿ

SUB	R_1, A, B	$[R_1 \leftarrow M[A] - M[B]]$
ADD	R_2, R_1, C	$[R_2 \leftarrow R_1 + M[C]]$
MUL	R_3, D, E	$[R_3 \leftarrow M[D] * M[E]]$
SUB	R_4, R_3, F	$[R_4 \leftarrow R_3 - M[F]]$
MUL	R_5, R_2, R_4	$[R_5 \leftarrow R_2 * R_4]$
MUL	R_6, H, K	$[R_6 \leftarrow M[H] + M[K]]$
ADD	R_7, G, R_6	$[R_7 \leftarrow M[G] + R_6]$
DIV	$X \otimes, R_7, R_5$	$[D[X] \leftarrow R_5 / R_7]$

(2.)

2 address Instⁿ

MOV	R_1, A	$[R_1 \leftarrow M[A]]$
SUB	R_1, B	$[R_1 \leftarrow R_1 - M[B]]$
MOV	R_2, D	$[R_2 \leftarrow M[D]]$
ADD	R_2, R_1	$[R_1 \leftarrow R_1 + R_2]$
MOV	R_3, D	$[R_3 \leftarrow M[D]]$
MUL	R_2, E	$[R_2 \leftarrow R_2 * M[E]]$
MOV	R_4, F	$[R_4 \leftarrow M[F]]$
SUB	R_2, R_4, F	$[R_2 \leftarrow R_2 - M[F]]$
MUL	R_2, R_2, C	$[R_2 \leftarrow R_2 * M[C]]$
ADD	R_1, R_2	$[R_1 \leftarrow R_1 + R_2]$
MOV	R_3, H	$[R_3 \leftarrow M[H]]$
ADD	R_3, G	$[R_3 \leftarrow R_3 + M[G]]$
MUL	R_3, K	$[R_3 \leftarrow R_3 * M[K]]$
DIV	R_1, R_3	$[R_1 \leftarrow R_1 / R_3]$
MOV	X, R_1	$[M[X] \leftarrow R_1]$

Date

$$\frac{A - B + C * (D * E - F)}{G + H * K}$$

3. 2 adder Instruction :-

LOAD A [AC \leftarrow M[A]]

Sub B [AC \leftarrow AC - M[B]]

Store T [M[T] \leftarrow AC]

Load D [AC \leftarrow M[D]]

MUL E [AC \leftarrow AC * M[E]]

Sub F [AC \leftarrow AC - M[F]]

MUL C [AC \leftarrow M[C] * AC]

Store Add T [AC \leftarrow AC + M[T]]

Store T [M[T] \leftarrow AC]

Load H [AC \leftarrow M[H]]

MUL K [AC \leftarrow AC * M[K]]

Add G [AC \leftarrow AC + M[G]]

✓ Store T₁ [M[T₁] \leftarrow AC]

~~Load T~~ [AC \leftarrow M[T]]

~~Div~~ Div, T₁ [AC \leftarrow AC / M[T₁]]

Store X [M[X] \leftarrow AC]

4. 0 adder Inst :-

PUSH A TOS \leftarrow A

PUSH B TOS \leftarrow B

Sub TOS \leftarrow (A - B)

PUSH C TOS \leftarrow C

PUSH D TOS \leftarrow D

PUSH E TOS \leftarrow E

MUL TOS \leftarrow (D * E)

PUSH F TOS \leftarrow F

Sub TOS \leftarrow ((D * E) - F)

MUL TOS \leftarrow C * ((D * E) - F)

ADD TOS \leftarrow (A - B) + C * ((D * E) - F))

PUSH G	$Tos \leftarrow G$
PUSH H	$Tos \leftarrow H$
PUSH K	$Tos \leftarrow K$
MUL	$Tos \leftarrow (H * K)$
ADD	$Tos \leftarrow G + (H * K)$
DIV	$Tos \leftarrow (A - B) + C * ((D * E) - F) / (G + (H * K))$
POP X	$M[X] \leftarrow Tos.$

Ques. $PC = 200$ (Program Counter) $R_1 = 400$ (Processor Register)

AC (Accumulator)

 $X R = 100$ (Index Register)

200	mode	Load to AC	(op code)
201		Add = 500	
202		$\rightarrow PC$	
500		800	

Sol. (i) Direct = EA = $M[A] = 500$ (ii) Indirect = EA = $M[A] = M[500] = 800$.

(iii) Immediate = EA = 201

(iv) Register direct = EA = R_1 (v) Register indirect = EA = R_1 (vi) Relative = $PC + Add. = 200 + 500 = 700$ (vii) Index = Index + Add. = $100 + 500 = 600$

(viii) Preincrement = 400 (Reg. Value)

(ix) Autodecrement = 399 (Reg. Value)

Addressing Mode :-

It specifies the different ways of determining the effective (actual) address of an operand.

1. Direct Addressing Mode :-

→ Add. field contain add. of operand → Limited add. space
effective address = address part \times

operand (i)

→ Single memory reference to fetch data

= $M[X]$ → no additional calculation to work out effective add.

2. Indirect Addressing Mode :-

→ memory cell pointed to add. field contains add. of operand.

effective address = address part \times

X	Y
---	---

 \times

operand (p)

→ Large add. space

= $M[Y]$

→ Multiple memory accesses to find operand. $\rightarrow 2^n$ where $n = \text{word length}$

3. Register Addressing Mode :-

→ Operand is held in register named in add. field

effective address = $R \times R$ \times

operand

.

→ Limited no. of registers

\rightarrow very small add. field.

→ fast execution

\rightarrow no memory access

4. Register Indirect Addressing Mode :-

→ fewer memory access than indirect addressing.

effective address = $X = M[R]$

$R \times X$

→ Large add. space (2^n)

\times

operand

.

→ Operand is in memory cell pointed to contents of register.

5. Immediate Addressing Mode :-

→ Operand is given in the instruction itself.

→ Operand = value \rightarrow fast \rightarrow Limited range \rightarrow no memory reference to fetch data.

6. Implied Addressing Mode :-

Example - CMA. (Complement the Content of Accumulator).

operand = Accumulator.

Effective Address = Accumulator.

(4) Relative Addressing mode.

$$\boxed{EA = PC + \text{Address part}}$$

$PC = \text{Program Counter}$
(next to instⁿ)

(5) Index addressing mode.

$$\boxed{EA = \text{Index Register} + \text{Address part}}$$

$$EA = X + M[R]$$

(6) Base Register Addressing mode.


$$\boxed{EA = \text{Base Register} + \text{Address part}}$$

- Due-1 An instruction is stored at Location 300 with its address field at Location 301. The address field has value 400. A processor register R, contains the value 200.

8.18

Determine effective address for.

1. Direct Addressing.
2. Immediate Add.
3. Relative Add.
4. Register Indirect Add.
5. Index addressing with R, as index register.
6. Indirect
7. Register direct.

Sol.R, + 200

$$1. EA (\text{Direct add.}) = 400. \quad PC - 302$$

$$2. EA (\text{Immediate}) = 301.$$

$$3. EA (\text{Indirect}) = M[400]$$

3. Relative Add.

$$\begin{aligned} EA &= PC + \text{Add. part} \\ &= 302 + 400 \\ &= 702 \end{aligned}$$

4. Register Indirect

$$EA = M[R_1] = 200$$

5. Index Addressing.

$$\begin{aligned} EA &= \text{Index} + \text{Add. part} \\ &= 200 + 400 \\ EA &= 600 \end{aligned}$$

7. Register ~~Indirect~~ direct

$$EA = R_1$$



Ques 2. An instruction is stored at memory address W . The address field is stored at address $W+1$ is designated by symbol Y . The operand used is stored at address Z . An index register contains the value X . Determine how Z is calculated using addressing modes.

- (i) Direct (ii) Indirect (iii) Register (iv) Register Indirect
- (v) Relative (vi) Index (vii) Immediate

Date _____

Sol.

(i) $EA = \text{Address field}$
= y



(ii) $EA = M[Y]$.

(iii) $EA = \text{Index Register}$

(iv) $EA = VR \cdot X$

(v) Relative

$$\begin{aligned} EA &= PC + \text{Add.} \\ &= W+2 + Y \\ &= W + Y + 2 \end{aligned}$$

(vi) Index

$$\begin{aligned} EA &= \text{Index Reg} + \text{Add.} \\ &= X + Y \end{aligned}$$

(vii) Immediate

$$EA = W+1$$

Stack Organization :-

Register IN ^{stack} PUSH Operation.

1. **SP** → Stack pointer contains the address of the top of stack. It reserves area in memory used in case of subroutine & program execution.
 2. **DR** → Data Registers stores the data.
 3. **FULL** → Represents, if stack is full.
- if **FULL = 1** → Totally full.
1 bit reg.
- if **FULL = 0** → Quite empty.
1 bit reg

4. **EMPTY** → Represents, if stack is empty.


if **EMPTY = 1** → Totally empty.
1 bit reg.

if **EMPTY = 0** → Quite full.

PUSH Operations :-

Initial $SP \leftarrow 0$, $empty \leftarrow 1$, $FULL \leftarrow 0$.


1. $SP \leftarrow SP + 1$
2. $M[SP] \leftarrow DR$
3. If $(SP = 0)$ then $FULL \leftarrow 1$.
4. $Empty \leftarrow 0$.



Date _____


→ POP operation :-

1. $DR \leftarrow M[SP]$
2. $SP \leftarrow SP - 1$.
3. If ($SP = 0$) then $empty \leftarrow 1$.
4. $Full \leftarrow 0$.




Date _____

Decoder :-



A	B	D_0	D_1	D_2	D_3
0	0	1	0	0	0
0	1	0	1	0	0
1	0	0	0	1	0
1	1	0	0	0	1

General Register Organization :-



Registers are very useful component of CPU. An inst work faster when its operand are stored in CPU register.



For $R_1 \leftarrow R_2 + R_3$

3 bit	3 bit	3 bit	5 bit
SEL A	SEL B	SEL D	OPR (+)
010	011	002	00000

Control word = $3+3+3+5 = 14$ bits



For $R_4 \leftarrow R_1 - R_2$

3 bit	3 bit	3 bit	5 bit
SEL A	SEL B	SEL D	OPR
001	010	100	00001

Control word = 14 bits

Ques.
2013

A bus organized CPU has 16 registers with 32 bits in each an ALU & a destination decoder.

1. How many multiplexers are in a bus & what is the size of each MUX.
2. How many selection lines are needed for MUX A & MUX B?
3. How many inputs are there in decoder.
4. Formulate a control word assuming ALU has 35 operations.
5. How many inputs & outputs there in ALU including inputs & output lines.

Sol. ii) No. of MUX in A bus = No. of bits in each reg.
 $= 32 \text{ MUX}$

$$\begin{aligned} \text{Size of each MUX} &= \text{No. of reg.} \times 1 \\ &= 16 \times 1 \cdot \text{MUX} \\ &= 2^4 \times 1 \end{aligned}$$

(iii) No. of Selection Lines in MUX A = 4

No. of Selection Lines in MUX B = 4.

$$\begin{aligned} \text{(iv)} \quad \text{Size of decoder} &= n \times 2^n \\ &= 4 \times 2^4 \\ &= 4 \times 16 \text{ decoder.} \end{aligned}$$


No. of Input = 4 inputs.

(v) 35 operation = 2^8

Sel A 4 bit	Sel B 4 bit	selD 4 bit	OPR. 6 bit
----------------	----------------	---------------	---------------

Control words = 18 bits.

(vi)



$$\text{Inputs} = 32 + 32 + 1 = 65 \text{ lines.}$$

$$\text{Outputs} = 32 + 1 = 33 \text{ lines}$$

- 1) Information transfer from 1 - Reg. to another is called Register transfer, $R_2 \leftarrow R_1$.
- 2) It shows the transfer of content of Reg. R_1 to Reg. R_2 .
- 3) Content of R_1 does not change.

Register Transfer Language :-

Symbolic notation used to represent the transfer of information between register.


Representation of Registers :-

1. Data register \rightarrow DR.
2. Instruction register \rightarrow IR.
3. Program Counter \rightarrow PC. [contain address of next $PC + 1$. instruction to be executed]
4. Memory Address Register \rightarrow MAR.
5. General Purpose Register $\rightarrow R_1, R_2, R_3, \dots$ [carry data, Add, Sub, mult^n]
 - (i) Letter $\rightarrow [R_1] \checkmark \textcircled{1}$
Numerical
 - (ii) Only Symbol \rightarrow MAR, PC, IR,
 - (iii) Individual Bit Representation $\rightarrow [1|0|0|0|0|0] \checkmark \textcircled{1}$
 - (iv) Bit system $\rightarrow [R_1] \checkmark \textcircled{3}$
 - (v) 16-Bit system $\rightarrow [R_{2(H)}|R_{1(L)}] \checkmark \textcircled{4}$
Higher Lower byte
 - (vi) $R_1(0-5) \rightarrow$ Part of register.
 → It can be shown by if-else statement.
 - (vii) Register Transfer $\rightarrow P \cdot R_2 \rightarrow R_1$
 If $P = 1$ then $R_1 \leftarrow R_2$
 - (viii) Conditional Transfer of information
 occur only under specific condition

- 4) Content of R_2 is replaced by content of R_1 .
 5) This transfer happens in 1 cycle.

Date _____

(3) \rightarrow It symbolise transfer operation takes place by hardware only if $P=1$



Block diagram

(4)

(5) Parallel Reg. transfer.
 (microoperation)

(6) Set of Register transfer (more than one transfer, comma is used).

$$R_3 \leftarrow R_2, R_1 \rightarrow R_2$$


* Register is a combination of flipflop.
 1 Flipflop = 1 bit memory elements

Memory Transfer :-

1. Memory Read \rightarrow To transfer any information from memory to external environment (CPU)

if $AR = 300$

$$\Downarrow DR \leftarrow M[AR]_2$$



(memory content at address stored in AR register) is transferred into data Register from memory words

2. Memory Write \rightarrow To transfer any information from external environment to memory (CPU)


$$M[AR] \leftarrow DR$$

Content of data Register transfer to memory words at Address stored in AR register.

→ A 3-state gate can be any logic gate
But in Bus system we use only 3-state
Buffer gate.

FF Bus Transfer :-

* Tristate Gate - Buffer




used to match impedance,
to prevent mixed interaction
to supply additional drive
or delay capability.

Tristate used for
buffer gate (time delay)

If $C = 1$, $Z = A$ i.e., A Gate behaves as
like its actual behavior or Gate
is active.

If $C = 0$, High impedance state, circuit
act as open which is disable
state.


* Tri state Buffer Gate → A buffer gate having one input &
one output as in conventional



buffer gate along
with one control
input.


FF Multiplexer (MUX) :-

It is a digital circuit used to pass one
output, 2^n (or less) input. It is called data
selector



High Impedance state behaves like open circuit
i.e., the output is disconnected & does not have a logic significance.

for example :-



S_1	S_0	F
0	0	I_0
0	1	I_1
1	0	I_2
1	1	I_3

* No. of Mux Required = No. of bits in each registers

* Size of MUX = No. of Registers.

* Three State Bus Buffer :-

A Bus system that can be constructed with three state buffer gate.

* Three State gate :-

A 3-state gate is a digital circuit that shows 3-states: (i) State -1 (ii) State -0 (iii) High Impedance state.

* 1's complement:

$$1101 \Rightarrow 0010$$


* 2's complement: (use for subtraction)
(1's complement + 1)

~~$0000 \Rightarrow 0011$~~

~~common bus system for four-Register using MUX :-~~

Reg. A transfer

Bus



	S_0	S_1	Reg. Select
I ₀	0	0	A
I ₁	0	1	B
I ₂	1	0	C
I ₃	1	1	D

* $A - B = A + 2^k \text{ complement of } B, = A + B' + 1$
for eg. $A + 0 = 0000$
 $-0 = ?$

1's complement of +0 = 1111.

1's complement of +0 + 1 = 1111

+ 1
neglected in 4-bit reg. $\overline{10000}$

Ques 1 A digital computer has a common work system for 16 registers of 32 bits each. The bus is constructed with multiplexers.

- (i) How many multiplexers are there in the bus?
- (ii) What size of multiplexer are needed.
- (iii) How many selection inputs are there in each multiplexers.

Sol.

$$\text{(i) No. of multiplexers} = \text{No. of bits in each register} \\ = 32$$

$$\text{(ii) Size of MUX} = \text{No. of registers used} \\ = 16 \times 1 \text{ MUX} \\ = 2^4 \times 1 \text{ MUX}$$

$$\text{(iii) No. of selection input} = 2^{(4)} \\ = 4 \text{ lines}$$

Ques. 2

The following transfer statement specify a memory. Explain the memory operation in each case.

- (i) $R_2 \leftarrow M[AR]$
- (ii) $M[AR] \leftarrow R_3$
- (iii) $R_5 \leftarrow M[R_5]$

(i) Memory Read operation, the memory content at an address specified by Register AR is transferred to Register R_2 .

(ii) Memory Write operation, the Register R_3 value is stored as memory content at an address specified by Register AR.

(iii) Memory Read operation, the memory content at an address specified by Register R_5 is transferred to Register R_5 .



Ques. 3 Represent the following conditional control statement by two register transfer statement with control function.

Ques. 3 If $P = 1$ then $(R_1 \leftarrow R_2)$, else if $Q = 1$ then $(R_1 \leftarrow R_3)$

Sol.

$$P : R_1 \leftarrow R_2$$


$$P' : Q : R_1 \leftarrow R_3$$



Ques.4. Show the block diagram of a hardware that implements the following register transfer statement.

$$YT_2 : R_2 \leftarrow R_1, R_1 \leftarrow R_2.$$

Sol.



Common bus system using decoder & Buffer gate

S_1, S_0 output

0 0	A
0 1	B
1 0	C
1 1	D

