


UNIT - 2ARITHMETIC AND LOGIC UNIT

HALF ADDER: A combinational circuit that performs the addition of two bits is called a Half Adder.




Half Adder Truth table:

A	B	$S = (A \oplus B)$ sum	$C = A \cdot B$ carry
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1



FULL ADDER: A combinational circuit that performs the addition of three bits, two significant bits and a carry bit is called a full Adder.


M.S



Truth table of full Adder:-

Input                          Output

A	B	C	Sum - S	Carry - C
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1



### PARALLEL BINARY ADDER:-

In the most of Logic circuit addition of more than 1-bit is carried out. The addition of multibit numbers can be performed using several full adder.

The sum of 4-bit numbers can be done using 4-full Adders as shown in fig


Let two 4-bit numbers A & B

$$A = 1111$$

$$B = 0011$$

$$\begin{array}{r}
 A_3 \ A_2 \ A_1 \ A_0 = 1111 \\
 B_3 \ B_2 \ B_1 \ B_0 + 0011 \\
 \hline
 (1)0010
 \end{array}$$

### 4-Bit Binary Parallel Adder(Ripple carry Adder):-



⇒ Since all the bits of the two numbers are fed into the adder circuit simultaneously and the addition in each position is taking place at the same time therefore this circuit is known as Parallel Adder.

⇒ This type of Adder is called ripple carry Adder. Because the output carry of lower stage is connected to the input carry of the next higher stage.

⇒ Its speed of operation is limited by the carry propagation delay through all stages.

⇒ To overcome carry propagation delay a new adder is used which is known as Carry look ahead (CLA) Adder.

$G_i \Rightarrow$  Carry generate  $\Rightarrow$  It produces carry

$P_i \Rightarrow$  Carry Propagate  $\Rightarrow$  Propagation of the carry from  $C_i$  to  $C_{i+1}$

The carry output of each stage:

$$C_{i+1} = G_i + P_i \cdot C_i \longrightarrow ①$$

for  $i=0$

$$C_1 = G_0 + P_0 \cdot C_0$$

$$C_1 = A_0 B_0 + (A_0 \oplus B_0) \cdot C_0 \quad \text{all known terms}$$

for  $i=1$

$$C_2 = G_1 + P_1 \cdot C_1$$

$$C_2 = G_1 + P_1 (G_0 + P_0 \cdot C_0)$$

$$C_2 = G_1 + P_1 G_0 + P_1 P_0 \cdot C_0$$

$$C_2 = (A_1 \cdot B_1) + (A_1 \oplus B_1) \cdot (A_0 B_0 + A_0 \oplus B_0) \cdot C_0$$

for  $i=2$

$$C_3 = G_2 + P_2 \cdot C_2$$

$$C_3 = (A_2 \cdot B_2) + (A_2 \oplus B_2) \cdot C_2$$


M.S

⑥

Carry Look Ahead Adder: This is based on the principle of looking at the lower order bits of the inputs if a higher order carry is generated.

⇒ two functions:

- (1) Carry Propagation ( $P_i$ )
- (2) Carry generation ( $G_i$ )



$$P_i = A_i \oplus B_i$$

$$G_i = A_i \cdot B_i$$

$$\text{Sum } S_i = P_i \oplus C_i$$

$$\text{carry } C_{i+1} = G_i + P_i C_i$$

where :-

M.S

(7)

$$C_3 = G_2 + P_2 (G_1 + P_1 (G_0 + P_0 C_0))$$

$$C_3 = G_2 + P_2 G_1 + P_2 P_1 G_0 + P_2 P_1 P_0 C_0$$

$C_3$  does not wait for  $C_2$  &  $C_1$  to propagate.

$C_3$  is estimated at the same time as  $C_2$  &  $C_3$  are estimated.

The sum output of each stage:

$$S_0 = P_0 \oplus C_0 \Rightarrow A_0 \oplus B_0 \oplus C_0$$


$$S_1 = P_1 \oplus C_1 \Rightarrow A_1 \oplus B_1 \oplus C_1$$

$$S_2 = P_2 \oplus C_2 \Rightarrow A_2 \oplus B_2 \oplus C_2$$

$$S_3 = P_3 \oplus C_3 \Rightarrow A_3 \oplus B_3 \oplus C_3$$

Logic Diagram carry Look Ahead Adder!


---



( Logic Diagram carry lookahead Adder)

Special Look Ahead carry generator CKT:-

(9)



(Special Look AHEAD Carry generators CKT)

ARRAY MULTIPLIER:- Array multiplier has regular structure. Multiplier circuit is based on add and shift algorithm. Each Partial Product is generated by multiplication of

M.S

multiplicand with one multiplier bit. The Partial Product are shifted according to their bit orders and then added.

The addition can be performed with normal carry Propagate adder.

$N - 1$  adders are required where  $N$  is multiplicand length.

$4 \times 4$  Array multiplier:-

$x \text{ } xy$   $\Rightarrow$  multiplicand  
 $y \Rightarrow$  multiplier

$4 \times 4 \Rightarrow$  Array multiplier  $\Rightarrow$  hardware

$x$   
 $\downarrow$   
4-bit


circuit for fast  
multiplication

(full adder / Half adder / AND ~~OR~~ gate)

Carry Propagate Adder:-

connecting full-adders to make a multi-bit carry propagate adder.

M.S




$$x = x_3 \ x_2 \ x_1 \ x_0 \quad y = y_3 \ y_2 \ y_1 \ y_0$$

$$\begin{array}{r} x \times y = \\ \begin{array}{r} x_3 \ x_2 \ x_1 \ x_0 \\ \times y_3 \ y_2 \ y_1 \ y_0 \\ \hline x_3y_0 \quad x_2y_0 \quad x_1y_0 \quad x_0y_0 \end{array} \end{array}$$

$$\begin{array}{cccc} x_3y_1 & x_2y_1 & x_1y_1 & x_0y_1 \\ x_3y_2 & x_2y_2 & x_1y_2 & x_0y_2 \\ x_3y_3 & x_2y_3 & x_1y_3 & x_0y_3 \\ \downarrow & \downarrow & \downarrow & \downarrow \\ C \quad S_6 \quad S_5 \quad S_4 \quad S_3 \quad S_2 \quad S_1 \quad S_0 \end{array}$$

$$\begin{array}{r} A_3 \ A_2 \ A_1 \ A_0 \\ \times \ B_3 \ B_2 \ B_1 \ B_0 \end{array}$$



### Hardware Requirement

16 - AND Gate

4 - Half Adder

8 - Full Adder

Total 12 - Adders


$$m \times n = m \Rightarrow 4 \text{ (No of Bits in } A)$$

$$n \Rightarrow 4 \text{ (No of Bits in } B)$$

$$m \times n = \text{AND gates}$$


$$m = \text{No of H.A (Half Adder)}$$

$$m(n-2) = \text{No of F.A (Full Adder)}$$



(4x4 Array multiplien)


### 3-bit Binary multiplier:-




$$X = \underline{x_2}$$

$$A = A_2 \ A_1 \ A_0 \quad B = B_2 \ B_1 \ B_0$$

$$A \times B = \begin{array}{r} A_2 \ A_1 \ A_0 \\ \times B_2 \ B_1 \ B_0 \\ \hline \end{array}$$



### (3x3) Array multiplier:-



Hardware Requirement

$N$ -bit multiplication

AND Gate  $\Rightarrow N^2 = q$

Half Adder  $\Rightarrow N = 3$



Full Adder  $= N(N-2) = 3$

## 2-bit Binary Array multiplier:-

$$A = A_1 \ A_0 \quad B = B_1 \ B_0$$

$$A \times B = \cancel{A} \cancel{A}$$

$$\begin{matrix} A_1 & A_0 \\ \times & B_1 \ B_0 \end{matrix}$$



(2x2 array multiplier)

## BOOTH'S ALGORITHM

Booth's multiplication Algorithm:

Multiplication of signed 2's complement integers.


Shifting and addition/subtraction rules for multiplicand in Booth's Algorithm.

① The multiplicand is subtracted from the partial product upon encountering the first least significant 1 in a string of 1's in a multiplier.

② The multiplicand is added to the partial product upon encountering the first 0 (provided that there was a previous 1) in a string of 1's in the multiplier.

③ The partial product does not change when the multiplier bit is identical to the previous multiplier bit.


Hardware Implementation for Booth Algorithm:



- ⇒ Here sign is ~~not~~ separated from register.
- ⇒ QR Register contains the multiplier registers and Q.
- ⇒  $Q_m$  represent LSB of the multiplier in QR.
- ⇒  $Q_{m+1}$  is an extra flip-flop appended to QR to facilitate a double bit inspection of the multiplier.
- ⇒ AC Register and  $Q_{m+1}$  are initially cleared to 0
- ⇒ SC is a set to the number of Bits in the multiplier.
- ⇒  $Q_m$   $Q_{m+1}$  are two successive bits in the multiplier.

FLOW CHART for multiplication of signed 2's complement numbers


### FLOW CHART, FOR BOOTH'S MULTIPLICATION:-




⇒ Decision box  
or  
Condition box



⇒ Start



⇒ Processing box



For signed number multiplications three cases is possible.

- (1) + +
- (2) + -
- (3) - -

M.S

NOTE:- if  $n$  (Register bit) value is not given  
 $M+1$  Add one bit in multiplicand otherwise  $n$  value is depend given the Number of bit in the Questions.

Q1  $+7 \times +3$  Using Booth's multiplications.

Sol  $M = 7 \quad Q = 3$

$$M = 0111 \quad n = \text{number of bit in } M+1$$

$$Q = 0011$$

$$1^{\text{st}} \text{ complement of } M = 1000$$


$$2^{\text{nd}} \text{ complement of } (-M) = \begin{array}{r} +1 \\ \hline 1001 \end{array}$$

$$(-M) = (1001)_2$$


$$AC = 0000 \quad Q_{-1} = 0 \quad n=4$$

Step-1:-


AC	Q	$Q_{-1}$	operation
0000	$Q_3, Q_2, Q_1, Q_0$ 0011	0	initially
0000	0011	0	$AC = AC - M$ $AC = \begin{array}{r} 0000 \\ 1001 \\ \hline 1001 \end{array}$



Step-2:



Step 3:



M.S

Step-4:  
AC

Q

Q<sub>1</sub>

operation

0010

1010  
↑  
00

ASR

0010  
↓  
0001

1010  
↓  
0101

0 → Ignore

ASR

0001

0101

0

m = 1-1  
= 0

⇒ AC, Q

⇒ 0001      0101

↙ merge

00010101

⇒ (21)<sub>10</sub>

(+7) × (+3) = (21)<sub>10</sub> Ans

Q<sub>2</sub> = (-7) × (+3) using Booth's multiplication  
m = 5 bit.

sol      M = -7      Q = 3

M = (-7) = 00111

Q = (3) = 00011

-M = 00111

M.S

1's complement of M = 11000

2's complement of M = +  
11001

-(-M) = 11001

M = (11001)<sub>2</sub>

Q = (00011)<sub>2</sub>

AC = 00000 Q<sub>-1</sub> = 0






Step 1:-

AC	Q	Q <sub>-1</sub>	operation
00000	00011 <small>Q<sub>4</sub>Q<sub>3</sub>, Q<sub>2</sub>Q<sub>1</sub>, Q<sub>0</sub></small>	0	initially
00000	00011 <small>↑ ↑</small> <small>10</small>	0	
00000	00011	0	AC = AC + (-M)
			AC = 00000 <small>00111</small> <hr/> <small>00111</small>
			ASR
00011	10001	1	<small>n = 2-1</small> <small>= 5-1</small> <small>n = 4</small>

Step 2:-

AC	Q	Q <sub>-1</sub>	operation
00011	10001 <small>↑ ↑</small> <small>11</small>	1	ASR

M.S



M.S

Step-5

AC

Q

Q<sub>-</sub>

operation

11110

10110

0

A SR

11110

10110

0 → Ignore A SR

11111

01011

0

$$\begin{aligned}m &= m-1 \\m &= 1-1 \\m &= 0\end{aligned}$$

⇒ AC, Q

11111    01011

↙/merge

$$P \Rightarrow (1111101011)_2$$

1's complement of P = 0000010100

$$\begin{array}{r} 2^{\text{'s complement of }} P = + \\ \hline 0000010101 \end{array}$$

$$-P = (10101)_2$$

$$-P = 21$$

$$(-7) \times (+3) = (-21)_{10} = (10101)_{\underline{\text{Ap}}}$$

M.S

Q3  $-7 \times -3$  using Booth's multiplication. Register bit is 4.

$$\Rightarrow (\text{Even}) \times (\text{-ve}) \Rightarrow +(\text{Product})$$

Sol

$$M = (-7)_{10} \Rightarrow (1011)_2$$

$$1\text{'s complement of } M = 1000$$

$$2\text{'s complement of } (-M) = \begin{array}{r} + \\ \hline 1001 \end{array}$$

$$(-M) = (1001)_2$$

$$M = (-7)_{10} = (1001)_2$$

$$-M = (7)_{10} = (0111)_2$$

$$\Theta = (-3)_{10} = (0011)_2$$

$$1\text{'s complement of } \Theta = 1100$$

$$2\text{'s complement of } (-\Theta) = \begin{array}{r} + \\ \hline 1101 \end{array}$$

$$\Theta \Rightarrow (-3)_{10} = (1101)$$

$$AC = 0000 \quad Q_1 = 0 \quad -M = (0111)_2$$

$$\Theta = 1101$$

Step 1:

AC

0000

0000

Q  
Q<sub>3</sub> Q<sub>2</sub> Q<sub>1</sub> Q<sub>0</sub>  
1101

Q<sub>1</sub>

0


operation

Initially

$$AC = AC - M$$

M.S

$$AC = \begin{array}{r} 0000 \\ 0111 \\ \hline 0111 \end{array}$$



$$n = n-1 = 4-1 \\ n = 3$$

Step-2:  
AC

0011


Q      Q<sub>-1</sub>

1110      1  
↓      ↓  
01

Operation

$$AC = AC + M$$

$$AC = \begin{array}{r} 0011 \\ 1001 \\ \hline 1101 \end{array}$$



ASR

$$n = n-1 = 3-1 \\ n = 2$$

Step 3:  
AC

1110

Q      Q<sub>-1</sub>

0111      0  
↓      ↓  
10



Operation

$$AC = AC - M$$

$$AC = \begin{array}{r} 1110 \\ 0111 \\ \hline 00101 \end{array}$$

Discard carry  
ASR

M.S.



$P \Rightarrow AC, Q$

$\Rightarrow 0001 \quad 0101$

merge

00010101

$\Rightarrow (21)_{10}$

$(-7) \times (-3) = (21)_{10} \quad \underline{\text{Ans}}$

M.S

Example Show the multiplication Process using Booth's algorithm when the following numbers are multiplied (-13) by (-8).

Sol  $M = -13 \quad Q = 8$

$$-M = 01101 \quad Q \Rightarrow 01000$$

number of bit  $n = 5$

$$1's \text{ complement of } M = 10010$$

$$2's \text{ complement of } -M = \begin{array}{r} + 1 \\ \hline 10011 \end{array}$$

$$-(-M) = 10011$$

$$M = 10011$$


$$-M = 01000$$

$$AC = 00000$$

$$Q_{-1} = 0$$

$$n = 5$$

Step 1



M.S

000000

00100

0

$$\begin{aligned}n &= n-1 \\&= 5-1 \\&= 4\end{aligned}$$

Step 2:-

AC

Q

Q<sub>-1</sub>

Operation

00000

00100

ASR

00000

00100

Ignore ASR

00000

00010

0

$$\begin{aligned}n &= n-1 = 4-1 \\&= 3\end{aligned}$$

Step 3:-

AC

Q

Q<sub>-1</sub>

Operation

00000

00010

ASR

00000

00010

Ignore ASR

00000

00001

0

$$\begin{aligned}n &= n-1 = 3-1 \\&= 2\end{aligned}$$

Step 4

AC

Q

Q<sub>-1</sub>


Operation

00000


00001

AC = AC - M

$$\begin{array}{r} 00000 \\ 01101 \\ \hline 01101 \end{array}$$



### Step-5



Result = AC, Q.

$\Rightarrow 11100 \quad 11000$

\ merge

$R \Rightarrow (1110011000)_2$

1's complement of R = 00011 00111

2's complement of (ER) =  $\begin{array}{r} + \\ \hline 0001101000 \end{array}$

M.S

$$(-R) \Rightarrow 1101000$$

$$R = -(104)_{10} \text{ Ans}$$

Ex Show the multiplication process using Booth's algorithm when the following numbers are multiplied (+13) by (+8).

Ex Show the multiplication process using Booth's algorithm when the following numbers are multiplied (-13) by (-8).

Do your self

### Example

Show the step by step the multiplication process using Booth's algorithm when (+15) and (-13) numbers are multiplied. Assume 5-bit registers that hold signed numbers.

M.S

Sol

$$M = 15 \quad Q = -13 \quad m = 5$$

$$M \Rightarrow 01111 \quad Q = 01101$$

$$1's \text{ complement of } M = 10000$$

$$2's \text{ complement of } (-M) = \begin{array}{r} + \\ 10001 \end{array}$$

$$-M = 10001$$

$$-Q = 01101$$

$$1's \text{ complement of } (-Q) = 10010$$

$$2's \text{ complement of } -(-Q) = \begin{array}{r} + \\ 10011 \end{array}$$

$$Q = 10011$$

$$M = 01111 \quad Q = 10011 \quad -M = 10001$$

$$AC = 00000 \quad Q_{-1} = 0$$

Step-1

AC	Q	$Q_{-1}$	operation
----	---	----------	-----------





00000	10011	<u>  </u>	0
-------	-------	-----------	---

Initially

$$AC = AC - M$$

(M.S)

$$AC = \begin{array}{r} 00000 \\ 10001 \\ \hline 10001 \end{array}$$



M.S

00101

10110

0

$$m = \frac{m-1}{2} = 2$$

Step - 4

AC

Q

Q<sub>-1</sub>

operation

00101

10110

0

ASR

00101

10110

0 → Ignored

ASR

00010

11011

0

$$m = \frac{m-1}{2} = 1$$

Step - 5

AC

Q

Q<sub>-1</sub>

operation

00010

11011

0

AC = AC - M

$$\begin{array}{r} 00010 \\ 10001 \\ \hline 10011 \end{array}$$

10011

11011

0 → Ignored

ASR

11001

11101

1

$$m = \frac{m-1}{1-1} = 0$$

Result  $\Rightarrow R = AC \cdot Q$

11001      11101  
merge

110011101

M.S

1's complement of R = 0011000010


2's complement of ( $\bar{R}$ ) = 
$$\begin{array}{r} + \\ \hline 0011000011 \end{array}$$

$\bar{R}$  = 0011000011


R =  $(-195)_{10}$  Ans

Ex Show step by step the multiplication process using Booth algorithm when (+15) and (+13) numbers are multiplied.  
Assume 5-bit registers that hold signed numbers.

Ex Show step by step the multiplication process using Booth Algorithm when (-15) and (-13) numbers are multiplied.  
Assume 5-bit registers that hold signed numbers.



## Registers Division Method Flow Chart



M.S

Q1 Perform Division of the following  $12/3$ .

sol  $\Theta = 12$

$$M = 3$$

$$\Theta = 12 \Rightarrow (1100)_2$$

$$M = 3 \Rightarrow (\overset{\text{add}}{0} 0011)$$

$$1's \text{ complement of } M = 11100$$

$$2's \text{ complement of } (-M) = \begin{array}{r} 1 \\ 11101 \end{array}$$

$$(-M) = (11101)_2$$

$$AC = 0000 \quad m = 4$$

Step 1:

C'	AC	$\Theta$	operation
0	0000	1100	Shift left
0	0001	100 $\square$	$CAc = CAc - M$

$$\begin{array}{r} = 00001 \\ 11101 \\ \hline 11110 \end{array}$$
$$CAc = CAc + M$$

$$\begin{array}{r} = 11110 \\ 00011 \\ \hline 100001 \end{array}$$

disregard  $m = m-1 = 4-1 = 3$

M.S

Step-2:

C	AC	S	Operation
O	0001	1000	shift left
O	0011	000□	$c_{AC} = c_{AC} - M$
O	0000	000□1	$= 00011$ $11101$ ① 00000 ↓ Discard carry $m = 3-1$ $= 2$

Step-3:

C	AC	S	Operation
O	0000	0001	shift left
O	0000	001□	$c_{AC} = c_{AC} - M$
I	1101	001□0	$= 00000$ $11101$ ① 11101 $c_{AC} = c_{AC} + M$
O	0000	001□0	$= 11101$ $00011$ ① 00000 ↓ Discard $m = 2-1$ $= 1$
			M.S

Step-4!

C	AC	Q	operation
0	0000	0010	shift left
0	0000	010□	(AC = AC - M)
			= 00000 11101 _____ 11101
1	1101	010 □ 0	(AC = AC + M)
			= 11101 00011 _____ 100000 $\downarrow$ Discard
0	0000	010 □ 0	$m = \frac{1-1}{=0}$

$$AC = \text{Remainder} \Rightarrow 0$$

$$Q = 0100$$

$$Q = (4)_{10} \quad \underline{\text{Ans}}$$

Q<sub>2</sub> Perform division of 46 following 17/3.

sol Q = 17      M = 3      m = 5

$$Q = (17)_{10}$$

$$\Rightarrow (10001)_2$$

$$M = (3)_{10} \Rightarrow (11)_2$$

$$M = \overbrace{000011}^C$$

M.S

$1's$  complement of  $M = 111100$

$2's$  complement of  $M = + \frac{1}{111101}$

$$(\neg M) = (111101)_2$$

Step - 1

C	A C	Q	Operation $n=5$
0	00000	10001	Shift-Left
0	00001	0001 □	$cA_C = cA_C - M$
			$= 000001$ $111101$ <hr/> $111110$
1	11110	0001 0	$cA_C = cA_C + M$
			$= 111110$ $000011$ <hr/> $100001$
0	00001	00010	$n=5-1$ $=4$

Step - 2

C	A C	Q	Operation $n=4$
0	00001	00010	Shift Left

[M.S]

0	0 0 0 1 0	0 0 1 0 □	$(Ac = CAc - M)$
			$= 0 0 0 0 1 0$
			$\begin{array}{r} 1 1 1 1 0 1 \\ \hline 1 1 1 1 1 \end{array}$
1	1 1 1 1 1	0 0 1 0 □ 0	$(Ac = CAc + M)$
			$= \begin{array}{r} 1 1 1 1 1 \\ 0 0 0 0 1 1 \\ \hline 1 0 0 0 1 0 \end{array}$
			$\downarrow$ Discard carry
0	0 0 0 1 0	0 0 1 0 0	$n = 4 - 1 = 3$

Step-3			
C	Ac	Q	operation $n=3$
0	0 0 0 1 0	0 0 1 0 0	Shift left
0	0 0 1 0 0	0 1 0 0 □	$(Ac = CAc - M)$
			$= 0 0 0 1 0 0$
			$\begin{array}{r} 1 1 1 1 0 1 \\ \hline 1 0 0 0 0 1 \end{array}$
0	0 0 0 0 1	0 1 0 0 □ 1	$\downarrow$ Discard carry $n = 3 - 1 = 2$

Step-4			
C	AC	Q	operation
0	0 0 0 0 1	0 1 0 0 1	Shift left
0	0 0 0 1 0	1 0 0 1 □	$(Ac = CAc - M)$

M.S

$$\begin{array}{r}
 = 000010 \\
 111101 \\
 \hline
 111101
 \end{array}$$

1      11111      10010       $QAC = CAC + M$

$$\begin{array}{r}
 = 111111 \\
 000011 \\
 \hline
 \textcircled{D} 000010
 \end{array}$$

$\downarrow$  Discard carry  
 $m = 2-1 = 1$

0      00010      10010

### Step-5

C	AC	Q	operation
0	00010	10010	Shift Left
0	00101	0010□	$(AC = CAC - M)$
1	00010	0010□	$= 000101$ $111101$ $\hline$ $\textcircled{D} 000010$ $\downarrow$ Discard carry $m = 1-1 = 0$

$$Q = 00101 = (5)_{10}$$

$$AC = 00010 = (2)_{10}$$


$$\text{Remainder} = (2)_{10}$$

$$\text{Quotient} = (5)_{10} \quad \underline{\text{Ans}}$$

M.S

# Non-Restoring Division method:-

## Flow-Chart:-



(2)

Q1 Perform division using non-restoring division  $(10)_{10} \div (3)_{10}$

$$\underline{\text{Sol}} \quad Q = (10)_{10} \Rightarrow (1010)_2$$

$$M = (3)_{10} \Rightarrow (11)_2 \quad n = 4$$

$$\begin{array}{r} 0.0011 \\ \nearrow c(\text{bit}) \\ \end{array}$$

$$M = (00011)$$

$$1's \text{ complement of } M = 11100$$

$$2's \text{ complement of } (-M) = \begin{array}{r} + 1 \\ \hline 11101 \end{array}$$

$$-M = (11101)_2$$

Step 1:

C	AC	Q	operation
0	0000	1010	Initially
0	0001	010 □	Shift left
0	0001	010 □	$AC = AC - M$
1	1110	010 □ 0	$\begin{array}{r} = 00001 \\ 11101 \\ \hline 01110 \end{array}$ $c(\text{bit})$ $m = h-1$ $= 4-1$ $= 3$

Step 2

C

AC

Q

operation

I

1110

0100

Shift left

I

1100

100□

AC=AC+M

$$= 11100$$

$$00011$$

$$\begin{array}{r} 01111 \\ \text{(Cbit)} \end{array}$$

$$\begin{aligned} m &= m-1 \\ &= 3-1 = 2 \end{aligned}$$

I

1111

100 □

operation

Step 3

C

AC

Q

operation

I

1111

1000

Shift left

I

1111

000 □

AC=AC+M

$$= 11111$$

$$00011$$

$$\begin{array}{r} 00010 \\ \downarrow \\ \text{(Cbit)} \end{array}$$

$$\begin{aligned} \text{Discard carry} \\ m &= m-1 = 2-1 \\ &= 1 \end{aligned}$$

O

0010

000 □

Step 4

C

AC

Q

operation

O

0010

0001

Shift left

O

0100

001 □

AC=AC-M

$$= 00100$$

$$11101$$

$$\begin{array}{r} 00001 \\ \hline 11101 \end{array}$$

Discard carry

$$m-1 = 0$$

(9)

Remainder = C, AC Quotient = Q

$$R = (00001)_2 \quad Q = (0011)_2$$

$$= (1)_{10} \quad Q = (3)_{10}$$

Quotient =  $(3)_{10}$   $10 \div 3$

Remainder =  $(1)_{10}$  Ans

---

Q2 Divide  $(1011)$  with  $(0011)_2$  using non-restoring division methods.

Sol  $Q = (1011)_2$

$$M = (0011)_2$$

$$M = (00011)_2$$

CC bit

Is complement of M = 11100

$$2^{\text{'s}} \text{ complement of } (-M) = \begin{array}{r} 1 \\ \hline 11101 \end{array}$$

$$-M = (11101)_2$$

$$Q = (1011)_2$$

n no of bit = 4

### Step -1

C	AC	Q	operations
0	0000	1011	Initial
0	0001	011 <input type="checkbox"/>	Shift left $AC = AC + M$
1	1110	011 <input type="checkbox"/>	$= \begin{array}{r} 00001 \\ 11101 \\ \hline 11110 \end{array}$ $m = 4 - 1 = 3$

### Step -2

C	AC	Q	operations
1	1110	0110	Shift left
1	1100	110 <input type="checkbox"/>	$AC = AC + M$ $= \begin{array}{r} 11100 \\ 00011 \\ \hline 11111 \end{array}$
1	1111	110 <input type="checkbox"/>	$m = m - 1$ $= 3 - 1$ $= 2$

### Step -3

C	AC	Q	operations
1	1111	1100	Shift left
1	1111	100 <input type="checkbox"/>	$AC = AC + M$ $= \begin{array}{r} 11111 \\ 00011 \\ \hline 10000 \end{array}$
0	0010	100 <input type="checkbox"/> 1	<input checked="" type="checkbox"/> Discard carry $m = m - 1 = 2 - 1$ $= 1$

④

<u>Step by</u>	<u>C</u>	<u>AC</u>	<u>Q</u>	<u>Operations</u>
0	0010	1001		Shift Left
0	0101	001 $\square$		$AC = AC - 11$ $= 00101$ $11101$ 00010
0	0010	001 $\boxed{1}$		Signed Carry $m = 1 - 1 = 0$

$$\text{Remainder} = C, AC$$

$$R = (00010)_2$$

$$= (2)_{10}$$

$$\text{Quotient} = Q$$

$$Q = (0011)_2$$

$$Q = (3)_{10}$$

$$Q = (3)_{10}$$

$$(11) \div (3)_{10}$$


$$Q = (3)_{10}$$

$$R = (2)_{10}$$

Avg

Unsigned number multiplication:

FLOW CHART FOR UNSIGNED MULTIPLICATION



Ex-1 Show the contents of the Registers E, A, Q, during Process of multiplication of two binary no.

$$M = 11111 \quad Q = 10101 \quad n=5$$

Sol

Step-1

C	A	Q	M	operations
0	00000	10101	11111	Initially C, AC = A + M
				$= \begin{array}{r} 00000 \\ 11111 \\ \hline 01111 \end{array}$
Insert 0	01111	10101	11111	Shift Right C, A, Q

$n = n-1 = 5-1 = 4$

Step-2

C	A	Q	M	operations
Insert 0	01111	11010	11111	Shift right
0	00111	11101	11111	$n = 4-1 = 3$

$n = 4-1 = 3$

### Step - 3

C	A	Q	M	operations
0	00111	11101	11111	$C, A = A + M$
				$= \begin{array}{r} 000111 \\ 11111 \\ \hline 100110 \end{array}$
				<p>Shift-Right C, A, Q</p> $n = n-1 = 3-1 = 2$

### Step - 4

C	A	Q	M	operations
0	10011	01110	11111	<p>Shift Right</p> $n = n-1 = 2-1 = 1$

M.S

Step - 5

C	A	Q	M	operation
0	01001	10111	11111	$C, A = A + M$
				$= \begin{array}{r} 00100 \\ 11111 \\ \hline 10100 \end{array}$

Insert 1 → 0      01000      10100      01011      11111      m=1-1  
 ↓      ↓      ↓      ↓      ↓      ↓      ↓      ↓      ↓      ↓      ↓  
 1      01000      10100      01011      11111      m=1-1  
 ↓      ↓      ↓      ↓      ↓      ↓      ↓      ↓      ↓      ↓  
 0      10100      01011      11111      m=1-1  
 ↓      ↓      ↓      ↓      ↓      ↓      ↓      ↓      ↓      ↓  
 10100      01011      11111      m=1-1  
 ↓      ↓      ↓      ↓      ↓      ↓      ↓      ↓      ↓      ↓  
 10100      01011      11111      m=1-1

Shift Right

Result  $R = A, Q$

$$= 10100 \quad 01011$$

merge

$$= 10100\ 01011$$

$$R \Rightarrow (65)_10 \underline{\underline{A}}$$

Ex-2 Show the contents of the Registers E, A, Q, SC during process of multiplication of two binary No

$$M = 1011$$

$$Q = 1101 \quad m=4$$