

CSE112: Computer Architecture

Major Task Phase2

Presented to: Dr. Tamer Mostafa Abdelkader

Eng. Ahmed Fawzy


Eng. Mohamed Atef

Built by:

Mazen Mohamed Elsaied (Team leader)	20P5893
George Emad Welson	20P3831
Farida Mohamed El-Husseiny	20P6022
Zeina Hesham Reda	2000320
Hassan Mohamed El-Tobgy	20P6173

1.Description


This project describes an emulation of a 32-bit Single-cycle MIPS processor using a hardware description language (VHDL). The MIPS processor is separated into five stages: instruction fetch, instruction decode, execution, data memory and write back. The control unit controls the operations performed in these stages. All the modules in the design are coded in VHDL, as it is very useful tool with its concept of concurrency to cope with the parallelism of digital hardware. The top-level module connects all the stages into a higher level. Once detecting the particular approaches for input, output, main block and different modules, the VHDL descriptions are run through a VHDL simulator, followed by the timing analysis for the validation, functionality and performance of the designated design that demonstrate the effectiveness of the design.



2.Modifications


2.1 Removing Clock from instruction memory

2.1 Adding Branch if not equal



3. Implementation



3.1 Main module





The screenshot displays the Xilinx Vivado IDE interface. On the left, the 'Hierarchy' pane shows the project structure, including the 'MainModule' and its various sub-components like 'pc', 'instructionmemory123', 'maincontrol', 'mux4bits2to1', 'muxnbits2to1', 'REGs', 'RegisterFile', 'dec', 'Decoder', 'mux1', 'mux32to1', 'mux2', 'mux32to1', 'R0', 'R1', 'R2', 'R3', 'R4', 'R5', 'R6', 'R7', 'R8', and 'R9'. The 'Processes' pane on the left shows a list of tasks, with 'Check Syntax' highlighted. The main editor window displays the VHDL code for 'MainModule.vhd'. The code includes library declarations for IEEE and work, followed by a series of 'use' statements for various packages. The 'entity MainModule' is defined with ports for 'START', 'CLK', 'RegFileOut1', 'RegFileOut2', 'ALUOut', 'PCOut', 'DataMemOut', and 'end MainModule;'. The 'architecture Behavioral of MainModule' is defined with a 'SIGNAL' declaration for 'readdata1, adder2outt, PCadderoutt, readdata2, ALUoutt, PCOutt, DataMemOutt, instructionmemoryOutt, WRDATA, ALUinput, SIGNEXTENDOUT, signaloutfrommux, pcin, shiftleft, concat : STD_LOGIC_VECTOR(31 downto 0);' and a 'SIGNAL' declaration for 'shiftinput26 : STD_LOGIC_VECTOR(25 downto 0);'. The 'Design Summary' console at the bottom shows the message 'Process "Check Syntax" completed successfully'.



```
1 library IEEE;
2 library work;
3 use IEEE.STD_LOGIC_1164.ALL;
4 use ieee.numeric_std.all;
5 use work.ALUcontrolpak.all;
6 use work.DTAMEMORYpak.all;
7 use work.SignExtenderpak.all;
8 use work.controlunitpak.all;
9 use work.muxnbits2to1pak.all;
10 use work.programcounterpak.all;
11 use work.muxpaknew.all;
12 use work.muxnbits2to1pak.all;
13 use work.ALUpak.all;
14 use work.RegisterFilepak.all;
15 use work.ADDERpak.all;
16 use work.Instructionpak.all;
17
18 entity MainModule is
19 Port ( START: IN STD_LOGIC;
20       CLK: IN STD_LOGIC;
21       RegFileOut1: OUT STD_LOGIC_VECTOR(31 downto 0);
22       RegFileOut2: OUT STD_LOGIC_VECTOR(31 downto 0);
23       ALUOut: OUT STD_LOGIC_VECTOR(31 downto 0);
24       PCOut: OUT STD_LOGIC_VECTOR(31 downto 0);
25       DataMemOut: OUT STD_LOGIC_VECTOR(31 downto 0));
26 end MainModule;
27
28 architecture Behavioral of MainModule is
29
30 SIGNAL readdata1, adder2outt, PCadderoutt, readdata2, ALUoutt, PCOutt, DataMemOutt, instructionmemoryOutt,
31 WRDATA, ALUinput, SIGNEXTENDOUT, signaloutfrommux, pcin, shiftleft , concat : STD_LOGIC_VECTOR(31 downto 0);
32
33 SIGNAL shiftinput26 : STD_LOGIC_VECTOR(25 downto 0);
```

Process "Check Syntax" completed successfully





3.2 Main Control Unit







3.3 Register File






3.4 ALU



3.5 ALU Control



3.6 Test Bench



4.Contribution

Name	Contribution
Mazen Mohamed Elsaied (Team leader) 20P5893	20%
George Emad Welson 20P3831	20%
Farida Mohamed El-Husseiny 20P6022	20%
Zeina Hesham Reda 2000320	20%
Hassan Mohamed El-Tobgy 20P6173	20%