



CSE112: Computer Architecture

Major Task Phase2

Presented to: Dr. Tamer Mostafa Abdelkader


Eng. Ahmed Fawzy

Eng. Mohamed Atef Built by:

Mazen Mohamed Elsaied (Team leader)	20P5893
George Emad Welson	20P3831
Farida Mohamed El-Husseiny	20P6022
Zeina Hesham Reda	2000320
Hassan Mohamed El-Tobgy	20P6173

1. Description


This project describes an emulation of a 32-bit Single-cycle MIPS processor using a hardware description language (VHDL). The MIPS processor is separated into five stages: instruction fetch, instruction decode, execution, data memory and write back. The control unit controls the operations performed in these stages. All the modules in the design are coded in VHDL, as it is very useful tool with its concept of concurrency to cope with the parallelism of digital hardware. The top-level module connects all the stages into a higher level. Once detecting the particular approaches for input, output, main block and different modules, the VHDL descriptions are run through a VHDL simulator, followed by the timing analysis for the validation, functionality and performance of the designated design that demonstrate the effectiveness of the design.



2. Modifications


2.1 Removing Clock from instruction memory

2.1 Adding Branch if not equal




3. Implementation

3.1 Main module





```
Design


| View: 
| Missing | Implementation | Missing | Simulation | Missing | Missing
                                                                                                                    27
28
                                                                                                                               architecture Behavioral of MainModule is
                                                                                                    Þ
 ā
                                                                                                                     29
                                                                                                                     29
30 SIGNAL readdata1,adder2outt,PCadderoutt,readdata2,ALUoutt,PCOutt,DataMemOutt,instructionmemoryOutt,
31 WRDATA,ALUinput,SIGNEXTENDOUT, signaloutfrommux, pcin, shiftleft, concat: STD_LOGIC_VECTOR(31 downto 0);
                    A MainModule - Behavioral (N
                                    MainModule - Behavioral (N
pc - programcounter - beha
instructionmemory123 - INX.
maincontroll. - controlunit -
mux-bitsz201 - muxnbitsz21
REGs - Registerfile - Behavir
dec - Decoder - Behavio
dec - Decoder - Behavio
mux1 - mux23to1 - Beh
mux2 - mux23to1 - Beh
mux2 - mux23to1 - Beh
RB o - regi - Behavioral (re
R2 - regi - Behavioral (re
R3 - regi - Behavioral (re
R6 - regi - Behavioral (re
R6 - regi - Behavioral (re
R7 - regi - Behavioral (re
R8 - regi - Behavioral (re
R8 - regi - Behavioral (re
R8 - regi - Behavioral (re
00
                                                                                                                               SIGNAL shiftinput26 : STD_LOGIC_VECTOR(25 downto 0);
 •
                                                                                                                     34
                                                                                                     ٨
 2
                                                                                                                     35 SIGNAL WRADDRESS : STD_LOGIC_VECTOR(4 downto 0);
                                                                                                                     36
37
38
39
 SIGNAL RegDst, Regwrite, ALUsource, Memwrite, Memtoreg, cf, zf, ovf, Memread, Beq, Bneq, jump : STD_LOGIC;
                                                                                                                                 SIGNAL ALUop:STD_LOGIC_VECTOR(1 downto 0);
                                                                                                     (3)
                                                                                                                     40
                                                                                                     0
                                                                                                                               SIGNAL ALUOPCODE: STD LOGIC VECTOR (3 downto 0);
                                                                                                                     41
                                                                                                                      43
44
45
                                                                                                                               SIGNAL startdash, bneqlogic: STD LOGIC;
                                                                                                                     46
                                                                                                                               shiftleft <= (SIGNEXTENDOUT(29 downto 0)&"00");
                                                                                                                     47
 No Processes Running
                                                                                                                                 Shrifter ( Distriction (25 downto 0) a ") bneqlogic <=(bneq and (not zf)) OR (beq and zf); concat <= PCadderoutt(31 downto 28)&(instructionmemoryOutt(25 downto 0) &"00"); startdash <= not(START);
                                                                                                                     48
 PC
           Processes: MainModule - Behaviora
                        sess: Main/Nodule - Behavioral
Design Summary/Reports
Design Utilities
User Constraints
Synthesize - XST
View RIL Schematic
View Technology Schematic
Check Syntax
Generate Post-Synthesis Sim...
Implement Design
Generate Programming File
Configure Target Device
Analyze Design Using ChipScope
            M
                                                                                                                                pc: programcounter PORT MAP ( CLK, pcin, PCOutt, START);
                                                                                                                     53
                                                                                                                               instructionmemory123: INSTRMEMORY generic map(64,32,32) port map(startdash,instructionmemoryOutt,PCOutt,CLK);
                                                                                                                    55 56 57 maincontrolL: controlunit port map(instructionmemoryOutt(31 downto 26), RegDst, ALUsource, Memtoreg, Regwrite, Memread, 58 Memwrite, beq, jump, bneq, ALUop);
  ➤ Start 🚉 Design 🖺 Files 🦺 Libraries
                                                                                                                                                                                                                                                                                               × E
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ×
                                                                                                                                                                                                                                                                                                                                                                                            MainModule.vhd
Console
       Process "Check Syntax" completed successfully
 <
```




3.2 Main Control Unit












3.3 Register File





3.4 ALU



3.5 ALU Control

```
1 library IEEE;
2 use IEEE.STD_LOGIC_1164.ALL;
                                                                                                                                                                     ↔ 🗆 🗗 ×
                      View: 

Implementation 

Implementation
                                                                                                                                                                                                                    Þ≣
                                                            R20 - regi - Behavioral (
R21 - regi - Behavioral (
R22 - regi - Behavioral (
R23 - regi - Behavioral (
R24 - regi - Behavioral (
R25 - regi - Behavioral (
R26 - regi - Behavioral (
R27 - regi - Behavioral (
R27 - regi - Behavioral (
R27 - regi - Behavioral (
R28 - regi - Behavioral (
R29 - regi - Behavioral (
R30 - regi - Behav
g.
                                                                                                                                                                                                                                                                                -- Uncomment the following library declaration if using -- arithmetic functions with Signed or Unsigned values -- use IEEE.NUMERIC_STD.ALL;
å
                                                                                                                                                                                                                                                                               entity ALUcontrol is

Port ( ALUcop: in STD_LOGIC_VECTOR (1 downto 0);

OPcode: out STD_LOGIC_VECTOR (3 downto 0);

funct: in STD_LOGIC_VECTOR (5 downto 0));
9
                                                                                                                                                                                                                       1
%
                                                                                                                                                                                                                                                             12 end ALUcontrol;
                                                                                                                                                                                                                       *
                                                                                                                                                                                                                                                             14
15
16
17
18
19
20
21
                                                                                                                                                                                                                                                                                   architecture Behavioral of ALUcontrol is
                                                                                                                                                                                                                       (3)
                                                                                                                                                                                                                                                                                  signal outtp: STD_LOGIC_VECTOR (3 downto 0);
                                                                                                                                                                                                                       6
                                                                                                                                                                                                                                                                                                            outtp <=

"0010" when (funct = "100000" and aluop = "10") ELSE --ADD

"0110" when (funct = "100010" and aluop = "10") ELSE --SUB

"0000" when (funct = "100100" and aluop = "10") ELSE --SUB

"0001" when (funct = "100101" and aluop = "10") ELSE --OR

"0111" when (funct = "101010" and aluop = "10") ELSE --SLT

"0010" when (aluop = "00") ELSE --LOAD and STORE

"0110" when (aluop = "01") ELSE --BEQ


"1110" when (aluop = "11") ELSE --BNE


"1100" when (funct = "100111" and aluop = "10") EISE --NOR


(others => 'Z');

OPcode <= outtp;
                                                                                                                                                                                                                                                              22
                                                                                                                                                                                                                                                             23
                                                                                                                                                                                                                                                              24
                                                                                                                                                                                                                                                              25
                   No Processes Running
                                                                                                                                                                                                                                                              26
27
28
29
30
31
32
33
34
35
                     Processes: ALUcont - ALUcontrol - Behavioral
                     Design Utilities
Check Syntax
31
刘
                                                                                                                                                                                                                                                             36
37
 > Start © Design Files Libraries
                                                                                                                                                                                                                                                                                                                                                    Design Summary
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 MainModule.vhd*
```

3.6 Test Bench







4.Contribution

Name	Contribution
Mazen Mohamed Elsaied (Team leader) 20P5893	20%
George Emad Welson 20P3831	20%
Farida Mohamed El-Husseiny 20P6022	20%
Zeina Hesham Reda 2000320	20%
Hassan Mohamed El-Tobgy 20P6173	20%