

ZYNQ_NvDIMM SCHEMATIC


CETHIK


 中电海康集团有限公司			
批制：		审核：	批准：
Title			
Size	SCHEMATIC CODE TOP		Rev
A3	PROJECT NAME ZYNQ_NvDIMM		1.00
Date: Thursday, January 11, 2018			Sheet 1 of 62


TITLE TABLE

Page	Description
01	TOP
02	TITLE
03	BLOCK
04	POWER TREE
05	POR SEQUENCE
06	RESET
07	IIC TOPOLOGY
08	ZYNQ CONFIG
09	ZYNQ HD BANK49/50
10	ZYNQ HD BANK44/47/48
11	ZYNQ HP BANK66/67
12	ZYNQ HP BANK64/65
13	ZYNQ GTH BANK
14	ZYNQ PS MIO BANK
15	ZYNQ PS DDR
16	ZYNQ PS GTR PS PWR
17	ZYNQ PWR
18	ZYNQ GND
19	ZYNQ PS DDR4 DIMM0
20	ZYNQ PS DDR4 DIMM0 PWR
21	ZYNQ PS DDR4 DIMM1
22	ZYNQ PS DDR4 DIMM1 PWR
23	ZYNQ ETH PHY
24	ZYNQ HDMI
25	ZYNQ SD3.0
26	ZYNQ GTR SWITCH
27	ZYNQ SFP
28	ZYNQ PCIE SLOT
29	ZYNQ PCIE CONN
30	ZYNQ USB2.0/3.0
31	ZYNQ SATA
32	ZYNQ PL NvDIMM
33	ZYNQ PL NvDIMM POWER


Page	Description
34	ZYNQ PL DDR4 DIMM
35	ZYNQ PL DDR4 DIMM PWR
36	ZYNQ PL FMC1
37	ZYNQ PL FMC2
38	CPLD BANK0/1
39	CPLD BNAK2/3
40	CPLD POWER
41	Temp&&Voltage Monitor
42	CLOCK1
43	CLOCK2
44	CLOCK3
45	DCIN
46	P3V3 CPLD
47	P1V2 CPLD
48	P3V3 SYS
49	P5V0 SYS
50	P1V8 SYS
51	P0V85 ZYNQ1
52	P1V8 ZYNQ2
53	P1V2 ZYNQ3
54	P1V2 ZYNQ4
55	P2V5 ZYNQ5&P1V8 ZYNQ5
56	P0V85 ZYNQ6
57	P1V8 ZYNQ7
58	P0V9 ZYNQ8
59	P1V2 ZYNQ9&P3V3 ZYNQ9
60	P2V5 VPP
61	P1V8 ADJ
62	Other Power
63	
64	
65	
66	

 中电海康集团有限公司			
编制：		审核：	
批准：			
Title			
Size	SCHEMATIC CODE	TITLE	Rev
A3	PROJECT NAME	ZYNQ_NvDIMM	1.00
Date: Thursday, January 11, 2018			Sheet 2 of 62










CETC 中电海康集团有限公司			
编制：		审核：	批准：
Title			
Size	SCHEMATIC CODE POR		Rev
A3	PROJECT NAME ZYNQ_NCOMM		1.00
Date: Thursday, January 11, 2018			Sheet 5 of 62



CETC 中电海康集团有限公司			
编制：		审核：	批准：
Title			
Size	SCHEMATIC CODE RESET		Rev
A3	PROJECT NAME ZYNQ_NvDIMM		1.00
Date: Thursday, January 11, 2018			Sheet 8 of 62



CETC 中电海康集团有限公司			
编制：		审核：	批准：
Title			
Size	SCHEMATIC CODE	IC_TOPOLOGY	Rev
A3	PROJECT NAME	ZYNQ_NvDIMM	1.00
Date: Thursday, January 11, 2018			Sheet 7 of 62



PUDC_B:1 = Weak preconfiguration I/O pull-up resistors disabled. PUDC_B is powered by VCCAUX.

POR_OVERRIDE:0 = Standard PL power-on delay time.

VP_VN: This pin should be connected to GNDADC if not used.



DXP_DNX: When not used, tie to GND.

VREFP: Voltage reference input (1.25V).



VREFN: Voltage reference GND.

VCCADC: PL System Monitor supply relative to GNDADC (1.8V).

CETC 中电海康集团有限公司			
编制:	审核:	批准:	
Title			
Size	SCHEMATIC CODE	ZYNQ_CONFIG	Rev
A3	PROJECT NAME	ZYNQ_HW0001	1.00
Date:	Thursday, January 11, 2018	Sheet	8 of 62




CETC 中电海康集团有限公司			
编制：		审核：	批准：
Title			
Size	SCHEMATIC CODE	ZYNQ_HD_BANK4950	Rev
A3	PROJECT NAME	ZYNQ_hvOMM	1.00
Date: Thursday, January 11, 2018		Sheet 9	of 62




NOTE:
HDGC pins have direct access to the global clock buffers.

CETC 中电海康集团有限公司			
批制：	审核：	批准：	
Title			
Size	SCHEMATIC CODE	ZYNQ_HD_BANK44/47/48	Rev
A3	PROJECT NAME	ZYNQ_HV0MM	1.00
Date: Thursday, January 11, 2018		Sheet 10 of 62	





 中电海康集团有限公司			
地址：	电话：	地址：	
Title			
Size A3	SCHEMATIC CODE	ZYNO_HP_BANK6667	Rev 1.00
	PROJECT NAME	ZYNO_ND01MM	
Date: Thursday, January 11, 2018		Sheet 11	of 62



NOTE:
VRP: This pin is for the DCI voltage reference resistor of P transistor. Digitally controlled impedance (DCI) is only available in HP I/O banks.
DCI uses only one reference resistor per bank, 240Ω to GND on the VRP pin

CETC 中电海康集团有限公司			
编制：	审核：	批准：	
Title			
Size	SCHEMATIC CODE	ZYNQ_HP_BANK64/65	Rev
A3	PROJECT NAME	ZYNQ_HVMM	1.00
Date: Thursday, January 11, 2018			Sheet 12 of 62






VCC_PSDDR_PLL:Supply for the DDR PLL

VCC_PSBATT:Min is 1.2V DC
MAX is 1.5V DC




VCC_PSPLL:Supply for the APU PLL,
RPU PLL,I/O PLL

NOTE:
MGTAVCC:For UltraScale+ FPGAs, the nominal voltage is 0.9 VDC.
For optimal performance, power supply noise must be less than 10 mVpp.
If all of the Quads in a power supply group are not used, the associated power pins can be left unconnected or tied to GND.
The following ceramic filter capacitor is recommended:1 of 4.7 μ F \pm 10%
MGTAVTT:The nominal voltage is 1.2 VDC.
For optimal performance, power supply noise must be less than 10 mVpp.
If all of the Quads in a power supply group are not used, the associated power pins can be left unconnected or tied to GND.
The following ceramic filter capacitor is recommended:1 of 4.7 μ F \pm 10%
MGTAVTT:The nominal voltage is 1.2 VDC.
For optimal performance, power supply noise must be less than 10 mVpp.
If all of the Quads in a power supply group are not used, the associated power pins can be left unconnected or tied to GND.
The following ceramic filter capacitor is recommended:1 of 4.7 μ F \pm 10%
PS_MGTRAVCC:MGTAVCC is the receiver, transmitter, and clock core power supply. The nominal voltage is 0.85 VDC.
PS_MGTRAVTT:MGTAVTT is the I/O supply for the transmitter and receiver. The nominal voltage is 1.8 VDC.
VCC_PSINTFF:PS full-power domain supply voltage,The nominal voltage is 0.85VDC.
VCC_PSDDR_PLL:PS DDR PLL supply voltage.The nominal voltage is 1.8VDC.(see ug583.p133)









VCC_PSPLL:PS PLL (DPLL, RPPLL, APPLL, VPPLL, IOPLL) supply voltage.The nominal voltage is 1.2VDC
VCC_PSINTLTP:PS low-power domain supply voltage.
The nominal voltage is 0.85VDC
VCC_PSINTFF_DDR:PS DDR full-power domain supply voltage.
The nominal voltage is 0.85VDC
VCC_PSINTFF_DDR must be tied to VCC_PSINTFF.

CETC 中电海康集团有限公司			
制制：		审核：	批准：
Title			
Size	SCHEMATIC CODE	ZYNQ PWR	Rev
A3	PROJECT NAME	ZYNQ_HVMM	1.00
Date: Thursday, January 11, 2018			Sheet 17 of 62




CETC 中电海康集团有限公司			
编制：	审核：	批准：	
Title			
Size	SCHEMATIC CODE	ZYNQ GND	Rev
A3	PROJECT NAME	ZYNQ_hv0MM	1.00
Date: Thursday, January 11, 2018			Sheet 18 of 52











CEIC 中电海康集团有限公司



控制：	审核：	批准：
Title		
Size	SCHEMATIC CODE	ZYNQ PS DDR4_DIMM0_POWER
A3	PROJECT NAME	ZYNQ_NVDIMM
Date: Thursday, January 11, 2018		Sheet 20 of 62




 中电海康集团有限公司			
拟制：	审核：	批准：	
Title			
Size A3	SCHEMATIC CODE	ZYNQ_PS_DDRM_DIMM1	Rev 1.00
	PROJECT NAME	ZYNQ_NVDIMM	
Date: Thursday, January 11, 2018		Sheet	21 of 62





 中电海康集团有限公司			
规格 :	图号 :	批准 :	
Title			
Size A3	SCHEMATIC CODE	ZYNG_FS_D0R4_DIMMI_POWER	Rev 1.00
	PROJECT NAME	ZYNG_N0V0MM	
Date: Thursday, January 11, 2018		Sheet	22 of 62





Pin	LED Pin Connection	Hardware Configuration Bit Setting	Configuration
CONFIG0	LED_PA	001	HW Address bit[2:0] = 001
CONFIG1	VDS	000	Enable Pause, HW Address bit[4:3] = 00
CONFIG2	VDS	111	Auto-Neg. advertise all capabilities, prefer Master
CONFIG3	LED_RX	010	Enable MDI crossovers, enable 150CM
CONFIG4	LED_DUPLEX	011	SGMII to copper
CONFIG5	VDD	111	Disable fiber/copper Auto-detect, Disable sleep
CONFIG6	LED_RX	010	Select MCO/MIO interface, L08 signal active low, 50 ohm termination



NOTE:
VCC:Typ 3.3V
VDD:Typ 1.1V




NOTE:
IO_ENPIN = High pulse device into IO control mode
PRE_SELPRE_SEL = No Connect 0 dB
EQ_SELAIOWhen IO_ENPIN = High Address bit 1
Nuts: Nuts internal pul 50m
SLEW_CTLWhen IO_ENPIN = High Slew rate is controlled through IO
SWAPPOLSWAPPOL = No Connect normal working
TX_TERM_CTL: If left floating will be in automatic select mode.



NOTE:
HPD_A: Hot plug detect output referenced to VCCA
CEC_A: HDMI controller side CEC signal pin referenced to VCCA
SCL_A: HDMI controller side SCL signal pin referenced to VCCA
SDA_A: HDMI controller side SDA signal pin referenced to VCCA
LS_OE: The OE pin is referenced to VCCA
CT_HPD: The CT_HPD is referenced to VCCA
SCL_B: HDMI controller side SCL signal pin referenced to 5V_OUT supply
SDA_B: HDMI controller side SDA signal pin referenced to 5V_OUT supply

CEIC 中电海康集团有限公司			
编制:	审核:	批准:	
Title			
Size	SCHEMATIC CODE	ZYNQ HDMI	Rev
A3	PROJECT NAME	ZYNQ_HDMI	1.00
Date: Thursday, January 11, 2018		Sheet 24 of 62	



NOTE:
It is designed to interface between a memory card operating at 1.8 V or 2.9 V signal levels and a host with a fixed nominal supply voltage of 1.7 V to 3.6 V. High-speed modes SD 3.0, SDIO4, SDIO50, DDR50, SDIO25, SDR12 and SD 2.0 high-speed (50 MHz) and default-speed (25 MHz) modes.

ZYNQ-S2P Transfers the data in SDR104, SDR50, and DDR50 modes.

The bidirectional level translator shifts the data between the IO supply levels of the host and the memory card. Dedicated direction control signals determine if a command and data signals are transferred from the memory card to the host (card read mode) or from the host to the memory card (card write mode).

ZYNQ:Support Transfers the data in SDR104, SDR50, and DDR50 modes

The bidirectional level translator shifts the data between the I/O supply levels of the host and the memory card. Dedicated direction control signals determine if a command and data signals are transferred from the memory card to the host (card read mode) or from the host to the memory card (card write mode).

I/O function control signal truth table[illegible]

SD card side voltage level control signal truth table

Input		Output		Function
SEL	VSD REF	VLD0	Fin	
H	X	1.5 V	DAT0 SD to DAT1 SD, CLK SD	low supply voltage level (1.5 V typical)
L	< 1 V	2.9 V	DAT0 SD to DAT3 SD, CLK SD	high supply voltage level (2.9 V typical)
	> 1.5 V	VSD REF	DAT0 SD to DAT1 SD, CLK SD	supply voltage level based on VSD REF


Pin Write Protect (WP) and Card Detection (CD) might be pulled down by the memory card which has to be detected by the host. Both signals must be HIGH if no card is inserted. So pull-up resistors connected to the host supply VCCA.

VCCA: supply voltage from host side
 CMD_H, DATA0_H to DATA3_H and CLK_IN SEL, ENABLE, DIR_0, DIR_1_3 and DIR_CMD
 Referenced to VCCA(1.8V)

```
VSUPPLY:supply    voltage(3.3V)
```

VLD0:internal supply decoupling







NOTE:
Supply Voltage 3.3V


SEL1	SEL2	Function
0	0	Power down all switch hi-z
0	1	Ac-->B
1	0	Ac-->C
1	1	Ac-->D

制圖：		審核：		批准：	
Title					
Size A3	SCHEMATIC CODE ZYNG GTR SWITCH				Rev 1.00
	PROJECT NAME ZYNG_IV080MM				
Date: Thursday, January 11, 2018			Sheet 26 of 62		
















Mode	MIN Value	MAX Value
Host	120uF	--
Device	1uF	15uF
OTG	1uF	5.5uF













 中电海康集团有限公司			
编制：		审核：	批准：
Title			
Size A3	SCHEMATIC CODE ZYNQ SATA		Rev 1.00
	PROJECT NAME ZYNQ_hv0000		
Date: Thursday, January 11, 2018		Sheet 31	of 62







CETC 中电海康集团有限公司			
编制：	审核：	批准：	
Title			
Size	SCHEMATIC CODE	ZYNQ_PL_NVDIMM_POWER	Rev
A3	PROJECT NAME	ZYNQ_NVDIMM	1.00
Date: Thursday, January 11, 2018		Sheet	33 of 62




CETC 中电海康集团有限公司			
编制：		审核：	
批准：			
Title			
Size A3	SCHEMATIC CODE ZYNQ_PL_DDR4_DIMM_POWER		Rev 1.00
	PROJECT NAME ZYNQ_NVDIMM		
Date: Thursday, January 11, 2018			Sheet 35 of 62











中电海康集团有限公司			
制制：	审核：	批准：	
Title			
Size	SCHEMATIC CODE	ZYNO_FL_FMC1	Rev
A3	PROJECT NAME	ZYNO_hv0001	1.00
Date: Thursday, January 11, 2018			Sheet 36 of 62



CEIC 中电海康集团有限公司			
控制：	审核：	批准：	
Title			
Size A3	SCHEMATIC CODE	ZYNQ_FL_FMC2	Rev 1.00
	PROJECT NAME		
Date: Thursday, January 11, 2018		Sheet 37	of 62











CEIC 中电海康集团有限公司

编制：	审核：	批准：
Title		
Size	SCHEMATIC CODE	Temp&Voltage Monitor
A3	PROJECT NAME	ZYNQ_hv0MM
Date: Thursday, January 11, 2018	Sheet 41 of 62	






 中电海康集团有限公司			
编制：		审核：	
批准：			
Title			
Size A3	SCHEMATIC CODE PROJECT NAME	CLOCK1 ZYND_hv0MM	Rev 1.00
Date: Thursday, January 11, 2018			Sheet 42 of 62






CEIC 中电海康集团有限公司			
编制:	审核:	批准:	
Title			
Size	SCHEMATIC CODE	CLOCKS	Rev
A3	PROJECT NAME		1.00
Date: Thursday, January 11, 2018		Sheet 44 of 62	




中电海康集团有限公司			
编制：	审核：	批准：	
Title			
Size	SCHEMATIC CODE		Rev
A3	PROJECT NAME		1.00
Date: Thursday, January 11, 2018		Sheet 45 of 62	




$F_{sw} = 480KHz$
 $I_{out} = 3A$
 $OCP = 5.8A$
 $V_o = (1 + PR15/PR16) * 0.8 = 3.3V$


CEIC 中电海康集团有限公司			
编制：		审核：	批准：
Title			
Size	SCHEMATIC CODE	P3V3_CPLD	Rev
A3	PROJECT NAME	ZYNQ_NOMM	1.00
Date: Thursday, January 11, 2018		Sheet 46 of 62	



 中电海康集团有限公司			
控制：		审核：	批准：
Title			
Size	SCHEMATIC CODE	P1V2_CPLD	Rev
A3	PROJECT NAME	ZYNQ_40MM	1.00
Date: Thursday, January 11, 2018		Sheet	47 of 62




CEIC 中电海康集团有限公司		
编制：	审核：	批准：
Title		
Size	SCHEMATIC CODE	P3V3_SYS
A3	PROJECT NAME	ZYNQ_hv0MM
Date: Thursday, January 11, 2018		Sheet 48 of 62





CEIC 中电海康集团有限公司

编制：		审核：	批准：
Title			
Size A3	SCHEMATIC CODE	PSV0_SYS	Rev 1.00
	PROJECT NAME	ZYNQ_hv0mm	
Date: Thursday, January 11, 2018			Sheet 49 of 62



CEIC 中电海康集团有限公司			
Title		审核:	批准:
Size	SCHEMATIC CODE	PIV8_SYS	
A3	PROJECT NAME	ZYND_hv08MM	
Date: Thursday, January 11, 2018		Sheet	50 of 62







中电海康集团有限公司			
审核: _____ 日期: _____	设计: _____ 日期: _____	批准: _____ 日期: _____	Title: _____
Size: A3 PROJECT NAME: ZYNQ2_HVOMM	SCHEMATIC CODE: P1V8_ZYNQ2 Rev: 1.00	Date: Thursday, January 11, 2018 Sheet 52 of 62	




 中电海康集团有限公司			
制式:		规格:	批准:
Title			
Size A3	SCHEMATIC CODE	PIV2_ZYNQ3	Rev
	PROJECT NAME	ZYNQ_IN04BIM	1.00
Date: Thursday, January 11, 2018		Sheet	53 of 62




CEIC 中电海康集团有限公司			
编制：	审核：	批准：	
Title			
Size	SCHEMATIC CODE	P1V2_ZYNQ4	Rev
A3	PROJECT NAME	ZYNQ4_NOMIN	1.00
Date: Thursday, January 11, 2018			Sheet 54 of 62




CEIC 中电海康集团有限公司			
Title		审核:	批准:
Size	SCHEMATIC CODE	P0V85_ZYNQ6	Rev
A3	PROJECT NAME	ZYNQ_Inv0001	1.00
Date: Thursday, January 11, 2018		Sheet 56 of 62	



CEIC 中电海康集团有限公司			
Title		审核:	批准:
Size	SCHEMATIC CODE	P2V5_VPP	Rev
A3	PROJECT NAME	ZYNQ_hv0MM	1.00
Date: Thursday, January 11, 2018		Sheet 60 of 62	



 中电海康集团有限公司			
比例:		审核:	批准:
Title			
Size	SCHEMATIC CODE	P1V8_ADJ	Rev
A3	PROJECT NAME	ZYNQ_hv08mm	1.00
Date: Thursday, January 11, 2018		Sheet 61	of 62



CETC 中电海康集团有限公司			
编制：	审核：	批准：	
Title			
Size	SCHEMATIC CODE	Other Power	Rev
A3	PROJECT NAME	ZYNQ_HDMI	1.00
Date: Thursday, January 11, 2018		Sheet	62 of 62