# ZYNQ\_NvDIMM SCHEMAITC

**CETHIK** 


CE	TCФ	电海	東集国	可有限	包	门
挑制:		审核 :		批准:		
	Title					
Size	SCHEMATIC (	CODE	TOP			Rev
A3	PROJECT NA	ME	ZYNQ_NvDIMM			1.00
Date: Friday, December 29, 2017				Sheet	1	of <sup>62</sup>


## TITLE TABLE


Page	Description
01	TOP
02	TITLE
03	BLOCK
04	POWER TREE
05	POR SEQUENCE
06	RESET
07	IIC TOPOLOGY
08	ZYNQ CONFIG
09	ZYNQ HD BANK49/50
10	ZYNQ HD BANK44/47/48
11	ZYNQ_HP_BANK66/67
12	ZYNQ_HP_BANK64/65
13	ZYNQ GTH BANK
14	ZYNQ_PS_MIO_BANK
15	ZYNQ_PS_DDR
16	ZYNQ_PS_GTR_PS_PWR
17	ZYNQ PWR
18	ZYNQ GND
19	ZYNQ PS DDR4_DIMM0
20	ZYNQ PS DDR4_DIMM0_PWR
21	ZYNQ PS DDR4_DIMM1
22	ZYNQ PS DDR4_DIMM1_PWR
23	ZYNQ ETH PHY
24	ZYNQ HDMI
25 26	ZYNQ SD3.0
27	ZYNQ GTR SWITCH
28	ZYNQ SFP
29	ZYNQ PCIE SLOT
30	ZYNQ PCIE CONN
31	ZYNQ USB2.0/3.0
32	ZYNQ SATA
33	ZYNQ PL NVDIMM
	ZYNQ PL NvDIMM_POWER

Page	Description
34	ZYNQ_PL_DDR4_DIMM
35	ZYNQ PL DDR4 DIMM PWR
36	ZYNQ_PL_FMC1
37	ZYNQ_PL_FMC2
38	CPLD BANK0/1
39	CPLD BNAK2/3
40	CPLD POWER
41	Temp&&Voltage Monitor
42	CLOCK1
43	CLOCK2
44	CLOCK3
45	DCIN
46	P3V3 CPLD
47	P1V2_CPLD
48	P3V3 SYS
49	P5V0_SYS
50	P1V8_SYS
51	P0V85 ZYNQ1
52	P1V8_ZYNQ2
53	P1V2_ZYNQ3
54	P1V2_ZYNQ4
55	P2V5_ZYNQ5&P1V8_ZYNQ5
56	P0V85_ZYNQ6
57	P1V8_ZYNQ7
58	P0V9_ZYNQ8
59	P1V2_ZYNQ9&P3V3_ZYNQ9
60	P2V5_VPP
61	P1V8_ADJ
62	Other Power
63	
64	
65	
66	

CE	で 中	电海	康集区	有限	1	)司
刊:		审核:		批准:		
	Title					
ize	SCHEMATIC (	CODE	TITLE			Rev
.3	PROJECT NAME ZYNQ_NvDIMM					1.00
Date: Frida	y, December 29, 20	17		Sheet	2	of <sup>62</sup>









CE	で 中	电池	<b>与康集</b> 区	有限	艮么	/司
挑制:		审核 :		批准:		
	Title	•		•		
Size	SCHEMATIC (	CODE	POR_SEQUENCE			Rev
A3	PROJECT NAME		ZYNQ_NvDIMM			1.00
Date: Friday, December 29, 2017			Sheet	5	of <sup>62</sup>	

P5V0\_SYS


P2V5\_VPP





CE	<b>で</b> 中	电池	<b>与康集</b> 区	]有限	艮么	/司
挑制:		审核 :		批准:		
	Title			•		
Size	SCHEMATIC	CODE	RESET			Rev
A3	PROJECT NA	ME	ZYNQ_NvDIMM			1.00
Date: Friday, December 29, 2017			Sheet	6	of <sup>62</sup>	




CE	<b>忙</b> 中电》	<b>毎康集</b> 図	可有限组	后公
挑制:	审核:		批准:	
	Title			
Size	SCHEMATIC CODE	IIC_TOPOLOGY		Rev
A3 PROJECT	PROJECT NAME	ZYNQ_NvDIMM		1.00
Date: Friday, December 29, 2017			Sheet <sup>7</sup>	of <sup>62</sup>







#### Comy Enternal Hererold To



see ug580.p13

PUDC B:1 = Weak preconfiguration I/O pull-up resistors disabled.PUDC B is powered by VCCAUX.

POR OVERRIDE: 0 = Standard PL power-on delay time.

VP VN: This pin should be connected to GNDADC if not used.


DXP DXN: When not used, tie to GND.

VREFP:Voltage reference input(1.25V).

VREFN: Voltage reference GND.

VCCADC:PL System Monitor supply relative to GNDADC(1.8V).






FFVB1156

U1-3			
10 1401 4001 40	E13	FMC_HD_LA14_N	—————————————————————————————————————
IO_L12N_AD8N_49	F13	FMC_HD_LA14_P	FMC HD LA14 P (36)
IO_L12P_AD8P_49	D12	FMC_HD_LA13_N	——————————————————————————————————————
IO_L11N_AD9N_49	E12	FMC_HD_LA13_P	——————————————————————————————————————
IO_L11P_AD9P_49	B12	FMC_HD_LA12_N	——————————————————————————————————————
IO_L10N_AD10N_49	C12	FMC_HD_LA12_P	FMC_HD_LA12_P (37)
IO_L10P_AD10P_49	A12	FMC_HD_LA11_N	——————————————————————————————————————
IO_L9N_AD11N_49	A13	FMC_HD_LA11_P	——————————————————————————————————————
IO_L9P_AD11P_49	B13	FMC_HD_LA10_N	——————————————————————————————————————
IO_L8N_HDGC_49	C13	FMC_HD_LA10_P	——————————————————————————————————————
IO_L8P_HDGC_49	B14	FMC_HD_LA9_N	——————————————————————————————————————
Bank49 IO L7P HDGC 49	C14	FMC_HD_LA9_P	——————————————————————————————————————
10_E11_11D00_10	D14	FMC_HD_LA8_N	——————————————————————————————————————
HD IO_L6N_HDGC_49	E14	FMC_HD_LA8_P	FMC_HD_LA8_P (37)
IO_L6P_HDGC_49	D15	FMC_HD_LA7_N	SFMC HD LA7 N (37)
IO_L5N_HDGC_49	E15	FMC_HD_LA7_P	——————————————————————————————————————
IO_L5P_HDGC_49	A15	FMC_HD_LA6_N	FMC HD LA6 N (36)
IO_L4N_AD12N_49	B15	FMC_HD_LA6_P	FMC HD LA6 P (36)
IO_L4P_AD12P_49	A16	FMC_HD_LA5_N	——————————————————————————————————————
IO_L3N_AD13N_49	B16	FMC_HD_LA5_P	——————————————————————————————————————
IO_L3P_AD13P_49	C16	FMC_HD_LA4_N	FMC_HD_LA4_N (37)
IO_L2N_AD14N_49	D16	FMC_HD_LA4_P	——————————————————————————————————————
IO_L2P_AD14P_49	F15	FMC_HD_LA3_N	SFMC HD LA3 N (37)
IO_L1N_AD15N_49	F16	FMC_HD_LA3_P	SFMC HD LA3 P (37)
IO_L1P_AD15P_49		·	

XCZU9CG-FFVB1156








R18	L DL CVC CLK 400M D		DI CVC CLV 400M D
<b>\{</b>	L_PL_SYS_CLK_100M_P	C6 10nF	PL_SYS_CLK_100M_P PL_SYS_CLK_100M_N
100 1%	23. 230.10302.10300.1131	Ci Tolli	<pre>PL_SYS_CLK_100M_N (44)</pre>

U1-4			
	A18	FMC_HD_LA2_N	NEMO HD 142 N (27)
IO_L12N_AD8N_48	A17	FMC_HD_LA2_P	FMC_HD_LA2_N (37)
IO_L12P_AD8P_48	C19	FMC_HD_LA1_N	
IO_L11N_AD9N_48	C18	FMC_HD_LA1_P	
IO_L11P_AD9P_48	B19	FMC_HD_LA0_N	>>FMC_HD_LAT_P (36)
IO_L10N_AD10N_48	B18	FMC_HD_LA0_P	FMC HD LA0 P (37)
IO_L10P_AD10P_48	C17	FMC_HD_HA23_N	FMC HD HA23 N (37)
IO_L9N_AD11N_48	D17	FMC_HD_HA23_P	FMC HD HA23 P (37)
IO_L9P_AD11P_48	E18	FMC_HD_HA21_N	FMC HD HA21 N (37)
IO_L8N_HDGC_48	E17	FMC_HD_HA21_P	FMC HD HA21 P (37)
IO_L8P_HDGC_48	D19	FMC_HD_HA18_N	SFMC HD HA18 N (37)
Bank 4 810_L7N_HDGC_48	E19	FMC_HD_HA18_P	FMC HD HA18 P (37)
10 1 011 115 00 40	F18	FMC_HD_HA17_N	FMC HD HA17 N (37)
H D IO_L6N_HDGC_48 IO_L6P_HDGC_48	F17	FMC_HD_HA17_P	
IO_LOF_ITDGC_48	G19	FMC_HD_HA16_N	
IO L5P HDGC 48	G18	FMC_HD_HA16_P	FMC HD HA16 P (36)
IO L4N AD12N 48	K17	FMC_HD_HA15_N	
IO L4P AD12P 48	L17	FMC_HD_HA15_P	
IO L3N AD13N 48	K18	FMC_HD_HA14_N	
IO L3P AD13P 48	L18	FMC_HD_HA14_P	SFMC_HD_HA14_P (37)
IO L2N AD14N 48	H17	FMC_HD_HA13_N FMC_HD_HA13_P	
IO L2P AD14P 48	J17		
IO L1N AD15N 48	H19	FMC_HD_HA12_N FMC_HD_HA12_P	
IO L1P AD15P 48	H18	FINIC_FID_HATZ_P	
			· = = = - · ·
XCZU9CG-FFVB1156			

N∩TE :

HDGC pins have direct access to the global clock buffers.

CE	TCФ	电池	<b>国康集</b> 区	固有阻	艮么	/司
挑制:		审核 :		批准:		
	Title			•		
Size	SCHEMATIC (	SCHEMATIC CODE Z		ZYNQ_HD_BANK44/47/48		
A3	PROJECT NA	PROJECT NAME		ZYNQ_NvDIMM		1.00
Date: Friday, December 29, 2017			Sheet	10	of <sup>62</sup>	




NOTE.

NOTE: VRP:This pin is for the DCI voltage reference resistor of P transistor. Digitally controlled impedance (DCI) is only available in HP I/O banks. DCI uses only one reference resistor per bank,  $240\Omega$  to GND on the VRP pin


#### NOTE:


GC pins have direct access to the global clock buffers and the MMCMs and PLLs that are in the clock management tile (CMT) adjacent to the same I/O bank.


CE	<b>1</b> C中	电池	事康集区	]有	ß	艮么	(司	
排制:		审核:		批准	È:			
	Title			-				
Size	SCHEMATIC (	CODE	ZYNQ_HP_BANK66	6/67			Rev	
A3	PROJECT NAME ZYNQ_NvDIMM						1.00	
Date: Friday, December 29, 2017			She	et	11	of <sup>62</sup>		




DCI uses only one reference resistor per bank,  $240\Omega$  to GND on the VRP pin










CE	ľСФ	电海	東集団	可有限	艮么	\≡	3
挑:		罅 :		批准:			
	Title	-		•			
Size	SCHEMATIC (	CODE	ZYNQ_PS_DDR			Rev	
A3	PROJECT NAI	ME	ZYNQ_NvDIMM			1.00	
Date: Frida	y, December 29, 20	17		Sheet	15	of	62













CE	TCФ	电海	事康集团	可有限	之	(司	
挑制:		审核 :		批准:			
	Title						
Size	SCHEMATIC (	CODE	ZYNQ GND			Rev	
A3	PROJECT NA	ME	ZYNQ_NvDIMM			1.00	
Date: Frida	y, December 29, 20	17		Sheet	18	of <sup>62</sup>	

















CE	ľСФ	电涟	康集团	]有	限	么	\=	]
挑制:		罅 :		批准	È:			
	Title	-						
Size	SCHEMATIC (	CODE	ZYNQ_PS_DDR4_D	DIMM1			Rev	
A3	PROJECT NAI	ME	ZYNQ_NvDIMM				1.00	
Date: Frida	y, December 29, 20	17		She	eet	21	of	62
				4				




CETC中电海康集团有限公司 挑制: 罅 : 批准 ZYNQ\_PS\_DDR4\_DIMM1\_POWER Size SCHEMATIC CODE Rev A3 1.00 PROJECT NAME ZYNQ\_NvDIMM Date: Friday, December 29, 2017 22 of <sup>62</sup> Sheet






Pin	LED Pin Connection	Hardware Configuration Bit Setting	Configuration
CONFIG0	LED_TX	001	PHY Address bit[2:0] = 001
CONFIG1	VSS	000	Enable Pause, PHY Address bit[4:3] = 00
CONFIG2	VDD	111	Auto-Neg, advertise all capabilities, prefer Master
CONFIG3	LED_RX	010	Enable MDI crossover, enable 125CLK
CONFIG4	LED_DUPLEX	011	RGMII to copper
CONFIG5	VDD	111	Disable fiber/copper Auto-detect, Disable sleep
CONFIG6	LED_RX	010	Select MDC/MDIO interface, INT signal active low, 50 ohm termination for fiber







INCITE.

It is designed to interface between a memory card operating at 1.8 V or 2.9 V signal levels and a host with a fixed nominal supply voltage of 1.7 V to 3.6 V. The device supports SD 3.0, SDR104, SDR50, DDR50, SDR25, SDR12 and SD 2.0 high-speed (50 MHz) and

ZYNQ:Support Transfers the data in SDR104, SDR50, and DDR50 modes.

The bidirectional level translator shifts the data between the I/O supply levels of the host and the memory card. Dedicated direction control signals determine if a command and data signals are transferred from the memory card to the host (card read mode) or from the host to the memory card (card write mode).

Control		Host s	side	Memory card	l side
Pin	Level	Pin	Function	Pin	Function
Pin ENABL	E = HIGH an	d VCCA >=1.62 V	•	•	•
DIR_CMD	H	CMD_H	input	CMD_SD	output
Γ	L	CMD_H	output	CMD_SD	input
DIR_0	H	DATAO_H	input	DATAO_SD	output
Г	L	DATAO_H	output	DATAO_SD	input
DIR_1_3	Н	DATA1 H	input	DATA1 SD	output
- 1		DATA2_H	input	DATA2_SD	output
- 1		DATA3_H	input	DATA3_SD	output
Г	L	DATA1_H	output	DATA1_SD	input
- 1		DATA2_H	output	DATA2_SD	input
- 1		DATA3 H	output	DATA3 SD	input
-	-	CLK_IN	input	CLK_SD	output
- 1	_	CLK_FB	output	-	-
Pin ENABL	E = LOW or	VCCA <= 0.8 V			
DIR_CMD	Х	CMD_H	Hi-Z	CMD_SD	Hi-Z
DIR 0	Х	DATAO H	Hi-Z	DATAO SD	Hi-Z
DIR_1_3	X	DATA1 H	Hi-Z	DATA1_SD	Hi-Z
		DATA2 H	Hi-Z	DATA2 SD	Hi-Z
		DATA3 H	Hi-Z	DATA3_SD	Hi-Z
-	=	CLK IN	input	CLK SD	Hi-Z
-		07.77			<del>-</del>

Pins Write Protect (WP) and Card Detection (CD) might be pulled down by the memory card which has to be detected by the host. Both signals must be HIGH if no card is inserted. So pull-up resistors connected to the host supply VCCA.


VCCA:supply voltage from host side CMD\_H, DATAO\_H to DATAO\_H and CLK\_IN SEL, ENABLE, DIR\_0, DIR\_1\_3 and DIR\_CMD Referenced to VCCA(1.8 $\overline{\rm V}$ )

VSUPPLY:supply voltage(3.3V)

VLDO:internal supply decoupling

SD card side	voltage lev	el control	signal truth table			
Input Output						
SEL	VSD_REF		Pin	Function		
H	X			low supply voltage level (1.8 V typical)		
L	< 1 V			high supply voltage level (2.9 V typical)		
	> 1.5 V	VSD_REF	DATAO_SD to DATA3_SD, CLK_SD	supply voltage level based on VSD_REF		







Title


Size SCHEMATIC CODE ZYNQ GTR SWITCH Rev 1.00


PROJECT NAME ZYNQ\_NVDIMM


Date: Friday, December 29, 2017 Sheet 26 of 62














### PCIe RST




NOTE:
DIR:DIR Input Circuit Referenced to VCCA.
L:B Data --> A Bus;
H:A Data --> B Bus.










	P1V8_ZYNQ5	P3V3_SYS
	U20	C597   100nF     1, R320, AA 4.7K
(14,28) MIO31_PCIE_SLOT_RESET	MIO31_PCIE394OT_RESET 3	VCCB  4 PCIE_CONN_RESET
	5 DIR	GND 2 1T45DCKR
	=	THOUGHT

CE	で 中	电池	東集区	1有限	之	/司
挑制:		审核:		批准:		
	Title	•		•		
Size	SCHEMATIC (	CODE	ZYNQ PCIE CONN			Rev
A3	PROJECT NAI	ME	ZYNQ_NvDIMM			1.00
Date: Frida	ay, December 29, 20	17		Sheet	29	of <sup>62</sup>





CON15

VBUS

D\_N D\_P ID


SSTX\_N SSTX\_P

KMMX-AB10-SMT1SB30TR


GND GND


8 SSTX\_P
9 SSTX\_N
10 SSRX\_N
11 SSRX\_P
12 SHELL1
13 SHELL2
14 SHELL3
15 SHELL5
16 SHELL6

C614 C616




CE	で中	海康集	团有限组	后
捌:	审核	友:	批准:	
	Title		•	
Size	SCHEMATIC COD	E ZYNQ SATA		Rev
A3	PROJECT NAME	ZYNQ_NvDIMM		1.00
Date: Frid	ay, December 29, 2017		Sheet 31	of <sup>62</sup>












Date: Friday, December 29, 2017

33 of <sup>62</sup> Sheet














CETC中电海康集团有限公司 挑制: 审核: 批准 ZYNQ\_PL\_DDR4\_DIMM\_POWER Size SCHEMATIC CODE Rev A3 1.00 ZYNQ\_NvDIMM Date: Friday, December 29, 2017 35 of <sup>62</sup> Sheet
















CE	で 中	电池	事康集团	可有限	裂	)司
挑制:		罅:		批准:		
	Title					
Size	SCHEMATIC (	CODE	ZYNQ_PL_FMC2			Rev
A3	PROJECT NAME ZYNQ_NvDIMM		ZYNQ_NvDIMM			1.00
Date: Friday, December 29, 2017				Sheet	37	of <sup>62</sup>















CETC中电海康集团有限公司									
挑制:		审核 :		批准:					
	Title	-		•					
Size	SCHEMATIC (	CODE	CPLD POWER			Rev			
A3	PROJECT NAME		ZYNQ_NvDIMM			1.00			
Date: Frida	Date: Friday, December 29, 2017					of <sup>62</sup>			







CE	TC4	电	每康集2	可有限	艮么	/司
挑制:		审核 :		批准:		
	Title	•				
Size	SCHEMATIC CODE		CLOCK1			Rev
A3	PROJECT	NAME	ZYNQ_NvDIMM			1.00
Date: Friday, December 29, 2017				Sheet	42	of <sup>62</sup>












CETC中电海康集团有限公司									
挑制:		审核 :		批准:					
	Title								
Size	SCHEMATIC CODE DCIN  PROJECT NAME ZYNQ_NvDIMM		DCIN			Rev			
A3			ZYNQ_NvDIMM			1.00			
Date: Frida	Date: Friday, December 29, 2017					of <sup>62</sup>			




CE	<b>1</b> C4	电	毎康集 🛭	可有阻	艮么	/司
挑制:		审核:		批准:		
	Title			•		
Size	SCHEMATIC CODE  PROJECT NAME		P3V3_CPLD			Rev
A3			ZYNQ_NvDIMM			1.00
Date: Frida	y, December 29,	2017		Sheet	46	of <sup>62</sup>
				1		









CE	で 中	电海康第	<b>人</b> 国有限	公司
挑制:		审核:	批准:	
	Title		·	
Size	SCHEMATIC	CODE P3V3_SYS		Rev 1.00
A3	PROJECT NA	ME ZYNQ_NvDI	ZYNQ_NvDIMM	
Date: Frida	y, December 29, 20	017	Sheet 48	of <sup>62</sup>








CETC中电海康集团有限公司 P1V8\_SYS SCHEMATIC CODE Size Rev А3 1.00 PROJECT NAME ZYNQ\_NvDIMM Date: Friday, December 29, 2017 <sup>50</sup> of <sup>62</sup> Sheet








\_\_\_\_\_

3



挑制:

Size

A3

P1V2\_ZYNQ3

ZYNQ\_NvDIMM

Rev

1.00


<sup>53</sup> of <sup>62</sup>


Sheet


SCHEMATIC CODE

PROJECT NAME

Date: Friday, December 29, 2017







P0V85\_ZYNQ6

ZYNQ\_NvDIMM

Rev

1.00

of <sup>62</sup>

56

Sheet


SCHEMATIC CODE

PROJECT NAME

Date: Friday, December 29, 2017

Size

А3



Rev

1.00

<sup>57</sup> of <sup>62</sup>


Sheet

А3

PROJECT NAME

Date: Friday, December 29, 2017

ZYNQ\_NvDIMM



P0V9\_ZYNQ8

ZYNQ\_NvDIMM

Rev

1.00

<sup>58</sup> of <sup>62</sup>

Sheet


SCHEMATIC CODE


PROJECT NAME

Date: Friday, December 29, 2017


Size

А3





CETC中电海康集团有限公司									
捌:		罅 :		批准	:				
	Title	-		-					
Size	SCHEMATIC	CODE	P2V5_VPP				Rev		
A3	PROJECT NA	ME	ZYNQ_NvDIMM			1.00			
Date: Friday, December 29, 2017			She	et	60	of	62		
	I			1					



Rev

1.00

<sup>61</sup> of <sup>62</sup>


Sheet


А3

PROJECT NAME

Date: Friday, December 29, 2017

ZYNQ\_NvDIMM





Title

Size SCHEMATIC CODE Other Power Rev 1.00

Date: Friday, December 29, 2017 Sheet 62 of 62