

ZYNQ_NvDIMM SCHEMATC

CETHIK


 中电海康集团有限公司		
拟制：	审核：	批准：
Title		
Size A3	SCHEMATIC CODE TOP	Rev 1.00
	PROJECT NAME ZYNQ_NvDIMM	
Date: Friday, December 29, 2017		Sheet 1 of 62


TITLE TABLE

Page	Description
01	TOP
02	TITLE
03	BLOCK
04	POWER TREE
05	POR SEQUENCE
06	RESET
07	IIC TOPOLOGY
08	ZYNQ CONFIG
09	ZYNQ HD BANK49/50
10	ZYNQ HD BANK44/47/48
11	ZYNQ HP BANK66/67
12	ZYNQ HP BANK64/65
13	ZYNQ GTH BANK
14	ZYNQ PS MIO BANK
15	ZYNQ PS DDR
16	ZYNQ PS GTR PS PWR
17	ZYNQ PWR
18	ZYNQ GND
19	ZYNQ PS DDR4 DIMM0
20	ZYNQ PS DDR4 DIMM0 PWR
21	ZYNQ PS DDR4 DIMM1
22	ZYNQ PS DDR4 DIMM1 PWR
23	ZYNQ ETH PHY
24	ZYNQ HDMI
25	ZYNQ SD3.0
26	ZYNQ GTR SWITCH
27	ZYNQ SFP
28	ZYNQ PCIE SLOT
29	ZYNQ PCIE CONN
30	ZYNQ USB2.0/3.0
31	ZYNQ SATA
32	ZYNQ PL NvDIMM
33	ZYNQ PL NvDIMM POWER


Page	Description
34	ZYNQ PL DDR4 DIMM
35	ZYNQ PL DDR4 DIMM PWR
36	ZYNQ PL FMC1
37	ZYNQ PL FMC2
38	CPLD BANK0/1
39	CPLD BNAK2/3
40	CPLD POWER
41	Temp&&Voltage Monitor
42	CLOCK1
43	CLOCK2
44	CLOCK3
45	DCIN
46	P3V3 CPLD
47	P1V2 CPLD
48	P3V3 SYS
49	P5V0 SYS
50	P1V8 SYS
51	P0V85 ZYNQ1
52	P1V8 ZYNQ2
53	P1V2 ZYNQ3
54	P1V2 ZYNQ4
55	P2V5 ZYNQ5&P1V8 ZYNQ5
56	P0V85 ZYNQ6
57	P1V8 ZYNQ7
58	P0V9 ZYNQ8
59	P1V2 ZYNQ9&P3V3 ZYNQ9
60	P2V5 VPP
61	P1V8 ADJ
62	Other Power
63	
64	
65	
66	


 中电海康集团有限公司			
拟制：		审核：	批准：
Title			
Size A3	SCHEMATIC CODE TITLE		Rev 1.00
	PROJECT NAME ZYNQ_NvDIMM		
Date: Friday, December 29, 2017			Sheet 2 of 62










<div><div>CETC</div><div>中电海康集团有限公司</div></div>			
拟制：		审核：	批准：
Title			
Size A3	SCHEMATIC CODE	POWER_TREE	Rev 1.00
	PROJECT NAME	ZYNQ_NvDIMM	
Date: Friday, December 29, 2017			Sheet 4 of 62









PUDC B:1 = Weak preconfiguration I/O pull-up resistors disabled. PUDC_B is powered by VCCAUX.

POR_OVERRIDE:0 = Standard PL power-on delay time.

VP_VN: This pin should be connected to GNDADC if not used.

DXP_DYN: When not used, tie to GND.

VREFP: Voltage reference input (1.25V).

VREFN: Voltage reference GND.

VCCADC: PL System Monitor supply relative to GNDADC (1.8V).

 中电海康集团有限公司			
拟制：		审核：	
		批准：	
Title			
Size A3	SCHEMATIC CODE ZYNQ_CONFIG		Rev 1.00
	PROJECT NAME ZYNQ_NvDIMM		
Date: Friday, December 29, 2017		Sheet 8 of 62	

U1-2

IO_L12N_AD8N_50
IO_L12P_AD8P_50
IO_L11N_AD9N_50
IO_L11P_AD9P_50
IO_L10N_AD10N_50
IO_L10P_AD10P_50
IO_L9N_AD11N_50
IO_L9P_AD11P_50
IO_L8N_HDGC_50
IO_L8P_HDGC_50
IO_L7N_HDGC_50
IO_L7P_HDGC_50
IO_L6N_HDGC_50
IO_L6P_HDGC_50
IO_L5N_HDGC_50
IO_L5P_HDGC_50
IO_L4N_AD12N_50
IO_L4P_AD12P_50
IO_L3N_AD13N_50
IO_L3P_AD13P_50
IO_L2N_AD14N_50
IO_L2P_AD14P_50
IO_L1N_AD15N_50
IO_L1P_AD15P_50

XCZU9CG-FFVB1156

J15	FMC_HD_LA26_N	>>FMC_HD_LA26_N (36)
J16	FMC_HD_LA26_P	>>FMC_HD_LA26_P (36)
G16	FMC_HD_LA25_N	>>FMC_HD_LA25_N (37)
H16	FMC_HD_LA25_P	>>FMC_HD_LA25_P (37)
H14	FMC_HD_LA24_N	>>FMC_HD_LA24_N (37)
J14	FMC_HD_LA24_P	>>FMC_HD_LA24_P (37)
G14	FMC_HD_LA23_N	>>FMC_HD_LA24_P (37)
G15	FMC_HD_LA23_P	>>FMC_HD_LA23_N (36)
G13	FMC_HD_LA22_N	>>FMC_HD_LA23_P (36)
H13	FMC_HD_LA22_P	>>FMC_HD_LA22_N (37)
H12	FMC_HD_LA21_N	>>FMC_HD_LA22_P (37)
J12	FMC_HD_LA21_P	>>FMC_HD_LA21_N (37)
F11	FMC_HD_LA20_N	>>FMC_HD_LA21_P (37)
F12	FMC_HD_LA20_P	>>FMC_HD_LA20_N (37)
G11	FMC_HD_LA19_N	>>FMC_HD_LA20_P (37)
H11	FMC_HD_LA19_P	>>FMC_HD_LA19_N (37)
D10	FMC_HD_LA18_N	>>FMC_HD_LA19_P (37)
D11	FMC_HD_LA18_P	>>FMC_HD_LA18_N (36)
E10	FMC_HD_LA17_N	>>FMC_HD_LA18_P (36)
F10	FMC_HD_LA17_P	>>FMC_HD_LA17_N (36)
G10	FMC_HD_LA16_N	>>FMC_HD_LA17_P (36)
H10	FMC_HD_LA16_P	>>FMC_HD_LA16_N (37)
J10	FMC_HD_LA15_N	>>FMC_HD_LA16_P (37)
J11	FMC_HD_LA15_P	>>FMC_HD_LA15_N (37)
		>>FMC_HD_LA15_P (37)




U1-3

IO_L12N_AD8N_49
IO_L12P_AD8P_49
IO_L11N_AD9N_49
IO_L11P_AD9P_49
IO_L10N_AD10N_49
IO_L10P_AD10P_49
IO_L9N_AD11N_49
IO_L9P_AD11P_49
IO_L8N_HDGC_49
IO_L8P_HDGC_49
IO_L7N_HDGC_49
IO_L7P_HDGC_49
IO_L6N_HDGC_49
IO_L6P_HDGC_49
IO_L5N_HDGC_49
IO_L5P_HDGC_49
IO_L4N_AD12N_49
IO_L4P_AD12P_49
IO_L3N_AD13N_49
IO_L3P_AD13P_49
IO_L2N_AD14N_49
IO_L2P_AD14P_49
IO_L1N_AD15N_49
IO_L1P_AD15P_49

XCZU9CG-FFVB1156



E13	FMC_HD_LA14_N	>>FMC_HD_LA14_N (36)
F13	FMC_HD_LA14_P	>>FMC_HD_LA14_P (36)
D12	FMC_HD_LA13_N	>>FMC_HD_LA13_N (36)
E12	FMC_HD_LA13_P	>>FMC_HD_LA13_P (36)
B12	FMC_HD_LA12_N	>>FMC_HD_LA13_P (36)
C12	FMC_HD_LA12_P	>>FMC_HD_LA12_N (37)
A12	FMC_HD_LA11_N	>>FMC_HD_LA12_P (37)
A13	FMC_HD_LA11_P	>>FMC_HD_LA11_N (37)
B13	FMC_HD_LA10_N	>>FMC_HD_LA11_P (37)
C13	FMC_HD_LA10_P	>>FMC_HD_LA10_N (36)
B14	FMC_HD_LA9_N	>>FMC_HD_LA10_P (36)
C14	FMC_HD_LA9_P	>>FMC_HD_LA9_N (36)
D14	FMC_HD_LA8_N	>>FMC_HD_LA9_P (36)
E14	FMC_HD_LA8_P	>>FMC_HD_LA8_N (37)
D15	FMC_HD_LA7_N	>>FMC_HD_LA8_P (37)
E15	FMC_HD_LA7_P	>>FMC_HD_LA7_N (37)
A15	FMC_HD_LA6_N	>>FMC_HD_LA7_P (37)
B15	FMC_HD_LA6_P	>>FMC_HD_LA6_N (36)
A16	FMC_HD_LA5_N	>>FMC_HD_LA6_P (36)
B16	FMC_HD_LA5_P	>>FMC_HD_LA5_N (36)
C16	FMC_HD_LA4_N	>>FMC_HD_LA5_P (36)
D16	FMC_HD_LA4_P	>>FMC_HD_LA4_N (37)
F15	FMC_HD_LA3_N	>>FMC_HD_LA4_P (37)
F16	FMC_HD_LA3_P	>>FMC_HD_LA3_N (37)
		>>FMC_HD_LA3_P (37)

<div> 中电海康集团有限公司</div>			
拟制：		审核：	批准：
Title			
Size A3	SCHEMATIC CODE	ZYNQ_HD_BANK49/50	Rev 1.00
	PROJECT NAME	ZYNQ_NvDIMM	
Date: Friday, December 29, 2017			Sheet 9 of 62



NOTE:
HDGC pins have direct access to the global clock buffers.


CETC 中电海康集团有限公司			
拟制：		审核：	
Title		批准：	
Size A3	SCHEMATIC CODE	ZYNQ_HD_BANK44/47/48	Rev 1.00
	PROJECT NAME	ZYNQ_NvDIMM	
Date: Friday, December 29, 2017			Sheet 10 of 62



NOTE:
VRP: This pin is for the DCI voltage reference resistor of P transistor. Digitally controlled impedance (DCI) is only available in HP I/O banks. DCI uses only one reference resistor per bank, 240Q to GND on the VRP pin


NOTE:
GC pins have direct access to the global clock buffers and the MMCMs and PLLs that are in the clock management tile (CMT) adjacent to the same I/O bank.

CETC 中电海康集团有限公司			
拟制：		审核：	
Title		批准：	
Size A3	SCHEMATIC CODE	ZYNQ_HP_BANK66/67	Rev 1.00
	PROJECT NAME	ZYNQ_NvDIMM	
Date: Friday, December 29, 2017			Sheet 11 of 62



NOTE:
VRP: This pin is for the DCI voltage reference resistor of P transistor. Digitally controlled impedance (DCI) is only available in HP I/O banks. DCI uses only one reference resistor per bank, 240Ω to GND on the VRP pin

CETC 中电海康集团有限公司			
拟制：		审核：	
批准：		Title	
Size A3	SCHEMATIC CODE ZYNQ_HP_BANK64/65		Rev 1.00
	PROJECT NAME ZYNQ_NvDIMM		
Date: Friday, December 29, 2017			Sheet 12 of 62




NOTE:
MGTREFCLK*_P/N:The dedicated differential reference clock input pair MGTREFCLKP/MGTREFCLKN is internally terminated with 100Ω differential impedance. The common mode voltage for UltraScale+ FPGAs is MGTAVCC, or nominal of 0.9V. If the reference clock input is not used, leave the reference clock input pins unconnected (both MGTREFCLKP and MGTREFCLKN).(see ug576.p324)

NOTE:
MGTHRXP[3:0]/MGTHRXN[3:0]
If a receiver will never be used under any conditions, connect the associated pin pair to GND. If a transmitter is not used, leave the associated pin pair unconnected.

NOTE:
Connect the MGTAVTTRCAL pin to the MGTAVTT supply and to a pin on the 100Ω precision external resistor.the trace from the MGTAVTTRCAL pin to the resistor should have the same length and geometry as the trace that connects the other pin of the resistor to the MGTRREF pin.

NOTE:
Connect the MGTAVTTRCAL pin to the MGTAVTT supply and to a pin on the 100Ω precision external resistor.the trace from the MGTAVTTRCAL pin to the resistor should have the same length and geometry as the trace that connects the other pin of the resistor to the MGTRREF pin.

CETC 中电海康集团有限公司			
拟制：		审核：	
Title		批准：	
Size A3	SCHEMATIC CODE	ZYNQ_GTH_BANK	Rev 1.00
	PROJECT NAME	ZYNQ_NvDIMM	
Date: Friday, December 29, 2017			Sheet 13 of 62




NOTE:
1、All unused DDR pins can be left unconnected.
2、Connect the PS_DDR_ZQ pin to GND using a 240Ω resistor.
There should be separate 240Ω resistors at the FPGA and at the DRAM.

NOTE:
DDR3/3L Pin Swapping Restrictions
1、Address/command/control bits cannot be swapped.
2、DQ byte lane swapping is allowed.
3、DQ bits swapping within a byte lane is allowed.(see ug1075.p52)

NOTE:
PS_DDR_PARITY:Can be left unconnected for components and UDIMMs.
(see ug1075)

PS_DDR_ALERT_N:Can be left unconnected.


 中电海康集团有限公司			
拟制：		审核：	批准：
Title			
Size A3	SCHEMATIC CODE ZYNQ_PS_DDR		Rev 1.00
	PROJECT NAME ZYNQ_NvDIMM		
Date: Friday, December 29, 2017			Sheet 15 of 62



NOTE:
BANK44,BANK47,BANK48,BANK49,BANK50 level is LVCMOS33,
If VCCO is 3.3V, the maximum voltage is 3.4V

BANK64,BANK65,BANK66,BANK67 level is SSTL12

VCC_PSADC and GND_PSADC see 25.ZYNQ_CONFIG




BANK500,BANK501,BANK503 Level is LVCMOS18

BANK502 Level is LVCMOS18

BANK504 Level is SSTL15

VCCO PSDDR of 1.2V, 1.35V, 1.5V at $\pm 5\%$ and 1.1V $+0.07V/-0.04V$ depending upon the tolerances required by specific memory standards.

VCCO_PSIO of 1.8V, 2.5V, and 3.3V at $\pm 5\%$






NOTE:
PS_MGTRREF: Connect to a 500 Ω 0.5% resistor to this pin with the other terminal of the resistor connected to ground. (see ug583.p176)





PS_MGTRTX[3:0]_P/N:
If a transmitter is not used, leave the associated pin pair unconnected. (see ug583.p176)









PS_MGTRRX[3:0]_P/N:
If a transmitter is not used, leave the associated pin pair unconnected.
The recommended value for AC coupling capacitors is 100 nF. (see ug583.p176)

PS_MGTREFCLK[3:0]_P/N:
Use AC coupling capacitors for connection to oscillator;
For AC coupling capacitors, The recommended value for LVDS is 10 nF.
If the reference clock input is not used, leave the associated pin pair unconnected. (see ug583.p176)





CETC 中电海康集团有限公司			
拟制：		审核：	
Title		批准：	
Size A3	SCHEMATIC CODE ZYNQ_PS_GTR_PS_PWR		Rev 1.00
	PROJECT NAME ZYNQ_NvDIMM		
Date: Friday, December 29, 2017			Sheet 16 of 62








CEIC 中电海康集团有限公司			
拟制：		审核：	
Title		批准：	
Size A3	SCHEMATIC CODE ZYNQ PS DDR4_DIMM0_POWER		Rev 1.00
	PROJECT NAME ZYNQ_NvDIMM		
Date: Friday, December 29, 2017			Sheet 20 of 62




CETC 中电海康集团有限公司			
拟制：		审核：	
Title		批准：	
Size A3	SCHEMATIC CODE	ZYNQ_PS_DDR4_DIMM1	Rev 1.00
	PROJECT NAME	ZYNQ_NvDIMM	
Date: Friday, December 29, 2017			Sheet 21 of 62



MD1 位于 扰源, MX1/234 途经的增包括 PCB 布线线 不允许布线或有其他信号地电源也不允许

MIO76_RGMII3_MDC R185 4.7K P2V5_PHY
MIO77_RGMII3_MDIO R186 4.7K P2V5_PHY



NOTE:
VDDO is used for the MAC interface I/O pins.
There is one supply option for VDDO: 2.5V


NOTE:
VDDOH: is used for the LED, CONFIG,
XTAL1, XTAL2, and SEL_FREQ pin power,
VDDOH supports 2.5V.

NOTE:
VDDOX is used for
MDC/MDIO/INT n/125CLK/RESETn/JTAG4 pin power.
This supply supports 2.5V.

NOTE:
AVDD is used for the analog high digital logic.
AVDD is used as the 2.5V analog supply.



NOTE:
DVDD is used for the digital logic.
DVDD is the 1.0V digital supply.
1.2V can be used instead of 1V

Pin	LED Pin Connection	Hardware Configuration Bit Setting	Configuration
CONFIG0	LED_TX	001	PHY Address bit[2:0] = 001
CONFIG1	VSS	000	Enable Pause, PHY Address bit[4:3] = 00
CONFIG2	VDD	111	Auto-Neg, advertise all capabilities, prefer Master
CONFIG3	LED_RX	010	Enable MDI crossover, enable 125CLK
CONFIG4	LED_DUPLEX	011	RGMII to copper
CONFIG5	VDD	111	Disable fiber/copper Auto-detect, Disable sleep
CONFIG6	LED_RX	010	Select MDC/MDIO interface, INT signal active low, 50 ohm termination for fiber



CEIC 中电海康集团有限公司			
拟制：	审核：	批准：	
Title			
Size A3	SCHEMATIC CODE	ZYNQ ETH PHY	Rev 1.00
	PROJECT NAME	ZYNQ_NvDIMM	
Date: Friday, December 29, 2017			Sheet 23 of 62

NOTE:
VCC:Typ 3.3V
VDD:Typ 1.1V



NOTE:
I2C_EN/PIN = High; puts device into I2C control mode

PRE_SEL:PRE_SEL = No Connect: 0 dB



EQ_SEL/A0:When I2C_EN/PIN = High Address bit 1

HDMI_SEL/A1:When I2C_EN/PIN = High Address bit 2
Note: Weak internal pull down

SLEW_CTL:When I2C_EN/PIN = High Slew rate is controlled through I2C

SWAP/POL:SWAP/POL = No Connect normal working

TX_TERM_CTL: If left floating will be in automatic select mode.



NOTE:
HPD_A:Hot plug detect output referenced to VCCA
CEC_A:HDMI controller side CEC signal pin referenced to VCCA.
SCL_A:HDMI controller side SCL signal pin referenced to VCCA.
SDA_A:HDMI controller side SDA signal pin referenced to VCCA.
LS_OE:The OE pin is referenced to VCCA
CT_HPD:The CT_HPD is referenced to VCCA
SCL_B:HDMI connector side SCL signal pin referenced to 5V_OUT supply.
SDA_B:HDMI connector side SDA signal pin referenced to 5V_OUT supply.




拟制：	审核：	批准：
-----	-----	-----


Title

Size	SCHEMATIC CODE ZYNQ HDMI	Rev 1.00
A3	PROJECT NAME ZYNQ_NvDIMM	

Date: Friday, December 29, 2017





Sheet 24 of 62






**中电海康集团有限公司**






拟制：		审核：		批准：	
Title					
Size A3	SCHEMATIC CODE		ZYNQ SFP		Rev 1.00
	PROJECT NAME		ZYNQ_NvDIMM		
Date: Friday, December 29, 2017				Sheet 27 of 62	



PCIE RST



```
NOTE:
DIR:DIR Input Circuit Referenced to VCCA.
L:B Data --> A Bus;
H:A Data --> B Bus.
```

REQUIRED RVBUS RESISTOR VALUE

Configuration Pins			Description
REFSEL[2]	REFSEL[1]	REFSEL[0]	Reference Frequency
0	0	0	52 MHz
0	0	1	38.4MHz
0	1	0	12MHz
0	1	1	27MHz
1	0	0	13MHz
1	0	1	19.2MHz
1	1	0	26MHz
1	1	1	24MHz

REQUIRED RVBUS RESISTOR VALUE

Operating Mode	Rvbus
Device only	10k ± 5%
OTG	1k ± 5%
Host	10k ± 5%

CAPACITANCE VALUES AT VBUS OF USB CONNECTOR

Mode	MIN Value	MAX Value
Host	120uF	--
Device	1uF	10uF
OTG	1uF	6.5uF

VDDIO:
External 1.8V to 3.3V ULPI supply input pin. This voltage sets the value of VOH for the ULPI signals. This pad needs to be bypassed with a 0.1uF capacitor to ground, placed as close as possible to the USB3320.

VDD18:
External 1.8V Supply input pin. This pad needs to be bypassed with a 0.1uF capacitor to ground, placed as close as possible to the USB3320.

CPEN:
External 5V supply enable. Controls the external VBUS power switch. CPEN is low on POR.


RBIAS:
This pin requires an 8.06k(± 1%) resistor to ground, placed as close as possible to the USB3320. Nominal voltage during ULPI operation is 0.8V.









RESETB,CLKOUT,STP,DIR,NXT,DATA[7:0],REFCLK are referenced to VDDIO

VDD33:
3.3V Regulator Output. A 2.2uF (<1 ohm ESR) bypass capacitor to ground is required for regulator stability. The bypass capacitor should be placed as close as possible to the USB3320.




CETC 中电海康集团有限公司			
拟制：		审核：	
Title		批准：	
Size A3	SCHEMATIC CODE	ZYNQ USB2.0/3.0	Rev 1.00
	PROJECT NAME	ZYNQ_NvDIMM	
Date: Friday, December 29, 2017			Sheet 30 of 62

























CETC 中电海康集团有限公司			
拟制：		审核：	
Title		批准：	
Size A3	SCHEMATIC CODE	ZYNQ_PL_NvDIMM_POWER	Rev 1.00
	PROJECT NAME	ZYNQ_NvDIMM	
Date: Friday, December 29, 2017			Sheet 33 of 62
















CETC 中电海康集团有限公司			
拟制：		审核：	
Title		批准：	
Size A3	SCHEMATIC CODE	ZYNQ_PL_FMC2	Rev 1.00
	PROJECT NAME	ZYNQ_NvDIMM	
Date: Friday, December 29, 2017			Sheet 37 of 62








NOTE:
PS_POR_B must be held at 0 until all PS power supplies meet voltage requirements and the PS_CLK reference is within specification.




NOTE:
PS_SRST_B: System reset. For use when debugging. When 0, forces the PS to enter the system reset sequence.





NOTE:
PROG_B signal to reset configuration block. Requires an external pull-up resistor.














CEIC 中电海康集团有限公司			
拟制：		审核：	
批准：			
Title			
Size A3	SCHEMATIC CODE	CPLD BNAK2/3	Rev 1.00
	PROJECT NAME	ZYNQ_NvDIMM	
Date: Friday, December 29, 2017			Sheet 39 of 62

















CETC 中电海康集团有限公司			
拟制：		审核：	
Title		批准：	
Size A3	SCHEMATIC CODE	CLOCK2	Rev 1.00
	PROJECT NAME	ZYNQ_NvDIMM	
Date: Friday, December 29, 2017			Sheet 43 of 62








CETC 中电海康集团有限公司			
拟制：		审核：	批准：
Title			
Size A3	SCHEMATIC CODE	P3V3_CPLD	Rev 1.00
	PROJECT NAME	ZYNQ_NvDIMM	
Date: Friday, December 29, 2017			Sheet 46 of 62



CETC 中电海康集团有限公司			
拟制：		审核：	批准：
Title			
Size A3	SCHEMATIC CODE	P1V2_CPLD	Rev 1.00
	PROJECT NAME	ZYNQ_NvDIMM	
Date: Friday, December 29, 2017			Sheet 47 of 62



Fsw= 600KHz
Iout=12A
OCP=19A
 $V_o=(1+PR38/PR40)*0.6+V_{ripple}=3.3V$

5

4

3

2

1

5

4

3

2

1

D

D

C


C

B


B

A

A




CETC 中电海康集团有限公司			
拟制：		审核：	批准：
Title			
Size A3	SCHEMATIC CODE	P5V0_SYS	Rev 1.00
	PROJECT NAME	ZYNQ_NvDIMM	
Date: Friday, December 29, 2017			Sheet 49 of 62




Fsw= 500KHz
Iout=3A
OCP=5.8A
Vo=(1+PR66/PR67)*0.8=1.8V

 中电海康集团有限公司			
拟制：		审核：	批准：
Title			
Size A3	SCHEMATIC CODE P1V8_SYS		Rev 1.00
	PROJECT NAME ZYNQ_NvDIMM		
Date: Friday, December 29, 2017			Sheet 50 of 62




 中电海康集团有限公司						
拟制：		审核：		批准：		
Title						
Size	SCHEMATIC CODE				P0V85_ZYNQ1	Rev
A3	PROJECT NAME				ZYNQ_NvDIMM	1.00
Date: Friday, December 29, 2017					Sheet 51 of 62	







Fsw= 500KHz
Iout=2A
OCP=5.8A
Vo=(1+PR123/PR124)*0.8=1.8V

CEIC 中电海康集团有限公司			
拟制：		审核：	批准：
Title			
Size A3	SCHEMATIC CODE	P1V8_ZYNQ2	Rev 1.00
	PROJECT NAME	ZYNQ_NvDIMM	
Date: Friday, December 29, 2017			Sheet 52 of 62





Fsw= 600KHz
Iout=4A
OCP=9A
Vo=(1+PR150/PR152)*0.5=1.5V






CEIC 中电海康集团有限公司			
拟制：		审核：	
Title		批准：	
Size A3	SCHEMATIC CODE	P2V5_ZYNQ5&P1V8_ZYNQ5	Rev 1.00
	PROJECT NAME	ZYNQ_NvDIMM	
Date: Friday, December 29, 2017			Sheet 55 of 62








CETC 中电海康集团有限公司			
拟制：		审核：	批准：
Title			
Size A3	SCHEMATIC CODE	P1V8_ZYNQ7	Rev 1.00
	PROJECT NAME	ZYNQ_NvDIMM	
Date: Friday, December 29, 2017			Sheet 57 of 62



CETC 中电海康集团有限公司			
拟制：		审核：	批准：
Title			
Size A3	SCHEMATIC CODE	P0V9_ZYNQ8	Rev 1.00
	PROJECT NAME	ZYNQ_NvDIMM	
Date: Friday, December 29, 2017			Sheet 58 of 62





 中电海康集团有限公司			
拟制：		审核：	批准：
Title			
Size A3	SCHEMATIC CODE P1V8_ADJ		Rev 1.00
	PROJECT NAME ZYNQ_NvDIMM		
Date: Friday, December 29, 2017			Sheet 61 of 62

