CS-4515 Computer Architecture

Professor Hugh C. Lauer Professor Therese M. Smith

CS-4515, Computer Architecture

(Slides include copyright materials from Computer Architecture: A Quantitative Approach, 6th ed., by Hennessy and Patterson and from Computer Organization and Design, 4th and 5th ed. by Patterson and Hennessy)

Instructors

Hugh C. Lauer



Therese M. Smith



Teaching Assistant — Menghai Pan



What is Computer Architecture?

Class Discussion

(Laptops closed, please!)

In the bad old days ...

- ...it used to be about Instruction Set design
- I.e., what operation codes, data types, and addressing modes were made available to the assembly language programmer

Not any more!

- No one writes in assembly language or machine code any more
 - See H & P, page 2, third paragraph
- Instruction set is a private contract between hardware architect and compiler writer
 - Very few exceptions

Apple has changes the Macintosh instruction set twice in its lifetime ...

- Device interfaces are private contract between hardware developer and OS
 - ... or device driver writer

... and the endian-ness once ...

... without upsetting its customers or existing software!

Vendor-independent Operating Systems

- Linux
- Some flavors of Unix
- Mac-OS
 - M68000 vs. PPC vs. Pentium
- Windows NT (!)
- Android, iOS, etc.

What is Computer Architecture?

- Much more than Instruction Set Design
- Addresses hurdles of implementation
 - Speed
 - Power
 - Energy
 - Size
 - Appropriateness for applications
- Highly quantitative approach
 - Lots of simulations, lots of analysis

An Integrated Approach

Functioning of the complete system

- Hardware processor(s)
- Memory, devices, long-term storage
- Runtime system, compilers, operating system, etc.
- Applications

"Real" computer architecture:-


- Specific requirements of the target machine
- Design to maximize performance within constraints: cost, power, and availability
- Includes ISA, microarchitecture, hardware

Computer Technology

- Performance improvements:-
 - Improvements in semiconductor technology
 - Feature size, clock speed
 - Improvements in computer architectures
 - Enabled by HLL compilers, UNIX
 - Lead to RISC architectures
 - Together have enabled:
 - Lightweight computers
 - Productivity-based managed/interpreted programming languages

Single Processor Performance

Move to multi-processor



Current Trends in Architecture

- Cannot continue to leverage Instruction-Level parallelism (ILP)
 - Single processor performance improvement ended in 2003
- New models for performance:
 - Data-level parallelism (DLP)
 - Thread-level parallelism (TLP)
 - Request-level parallelism (RLP)
- These require explicit restructuring of the application

Classes of Computers

Personal Mobile Device (PMD)

- e.g. smart phones, tablet computers
- Emphasis on energy efficiency and real-time

Desktop Computing

Emphasis on price-performance

Servers

Emphasis on availability, scalability, throughput

Clusters / Warehouse Scale Computers

- Used for "Software as a Service (SaaS)"
- Emphasis on availability and price-performance
- Sub-class: Supercomputers, emphasis: floating-point performance and fast internal networks

Embedded Computers

Emphasis: price

Parallelism

- I.e., doing more than one thing at a time
- Classes of parallelism in applications:
 - Data-Level Parallelism (DLP)
 - Task-Level Parallelism (TLP)
- Classes of architectural parallelism:
 - Instruction-Level Parallelism (ILP)
 - Vector architectures/Graphic Processor Units (GPUs)
 - Thread-Level Parallelism
 - Request-Level Parallelism


Flynn's Taxonomy

- Single instruction stream, single data stream (SISD)
- Single instruction stream, multiple data streams (SIMD)
 - Vector architectures
 - Multimedia extensions
 - Graphics processor units
- Multiple instruction streams, single data stream (MISD)
 - No commercial implementation
 - No one really knows what this means!
- Multiple instruction streams, multiple data streams (MIMD)
 - Tightly-coupled MIMD
 - Loosely-coupled MIMD

Trends in Technology

- Integrated circuit technology
 - Transistor density: 35%/year
 - Die size: 10-20%/year
 - Integration overall: 40-55%/year
- DRAM capacity: 25-40%/year (already slowing in 2015!)
- Flash capacity: 50-60%/year
 - 15-20X cheaper/bit than DRAM
- Magnetic disk technology: 40%/year
 - 15-25X cheaper/bit then Flash
 - 300-500X cheaper/bit than DRAM

2017 Update — clock speeds



Confidential:From 6th edition
Not yet published

2017 Update

Dennard scaling ended ~2014

- Formerly, power density was constant as transistors got smaller ⇒
 - Linear dimension shrinks by factor of 2 implies voltage and current dropped by factor of two ⇒
 - ... newer, faster chips used *less* power!
- No longer!
 - Voltage and current cannot drop any farther without sacrificing the dependability of the integrated circuits
 - Static power (i.e., the power required just to keep the transistors working) becomes an increasing large fraction of overall power!

2017 update (continued)

- Multiprocessing is no longer a "silver bullet"
 - Amdahl's Law is alive and well!
- Moore's Law is (pretty much) done!

•••

Digression: Making a chip




Figure 1.13 Photograph of an Intel Core i7 microprocessor die, which is evaluated in Chapters 2 through 5. The dimensions are 18.9 mm by 13.6 mm (257 mm2) in a 45 nm process. (Courtesy Intel.)




Figure 1.14 Floor-plan of Core i7 die in Figure 1.13 on left with close-up of floor-plan of second core on right.





Figure 1.15 This 300 mm wafer contains 280 full Sandy Bridge dies, each 20.7 by 10.5 mm in a 32 nm process. (Sandy Bridge is Intel's successor to Nehalem used in the Core i7.) At 216 mm2, the formula for dies per wafer estimates 282. (Courtesy Intel.)

\$5000-6000

Cost of Integrated Circuit



Cost of die = $\frac{\text{Cost of wafer}}{\text{Dies per wafer} \times \text{Die yield}}$

Dies per wafer = $\frac{\pi \times (\text{Wafer diameter/2})^2}{\text{Die area}} - \frac{\pi \times \text{Wafer diameter}}{\sqrt{2 \times \text{Die area}}}$

Die yield = Wafer yield $\times 1/(1 + \text{Defects per unit area} \times \text{Die area})^N$

Accounts for partial dies at edge of wafer

Bose-Einstein formula (empirically derived)

Based on semiconductor process

vier Inc. All rights reserved.

CS-4515, D-Term 2019

Questions?

Definition – RISC

- <u>Reduce Instruction Set Computer</u>
 - vs. CISC Complex Instruction Set Computer

- In the bad old days ...
 - Instruction sets included features to simplify coding of applications in assembly language
 - Complex, many cycles, difficult to interrupt, virtualize, etc.
- RISC machines are much simpler

CISC Examples

BLT – block transfer

- Move n bytes from one location to another
- Multiple cycles
- Special cases when not aligned, etc.
- Restart issues after page faults, etc.

■ IBM 360

- Translate
- Translate and Test
- Edit and Mark
 - Similar functionality to strtok() in C

Variable length instructions

RISC Principles

- Focus on common case
 - Let software handle the special cases
- Each instruction is exactly one word
- Each instruction does exactly one thing
 - E.g., Load, Store, Add, Subtract, Jump or Branch
- Simple addressing modes
 - Register + offset
- Each instruction takes exactly one cycle
 - Except floating point arithmetic

RISC Principles

- Focus on common case
 - Let software handle the special cases
- Each instruction is exactly one word
- Éach instruction does exactly one thing
 - E.g., Load, Store, Add, Subtract, Jump or Branch
- Simple addressing modes
 - Register + offset
- Each instruction takes exactly one cycle
 - Except floating point arithmetic

Simpler design & higher performance

Intel Processors — x86, x86_64, etc

- RISC machines in CISC clothing!
- **■** Core (internal) instructions are RISC in nature
 - With very simple addressing modes
- Complex x86 instructions ⇒ subroutines of core instructions
 - Stored and invoked in hardware
 - Interruptible, page faults, can be restarted, etc.

Notable RISC Machines

SPARC

Directly derived from Patterson's Berkeley RISC

MIPS

- Hennessy's team at Stanford; SGI processors
- Primarily sold as embedded μprocessors for other chips

Power PC

IBM-Motorola-Apple

HP PA-RISC

Incorporated Apollo DN-10000 after merger

DEC Alpha

ARM

Widely used embedded μprocessor for cell phones, PDAs, etc.

•••

Why RISC?

Performance

Performance

Performance

Taking advantage of parallelism

(Almost) everything in this course is about parallelism (Almost) everything in the textbook is about parallelism

Amdahl's Law

- Let P be ratio of time in parallelizable portion of algorithm to total time of algorithm
- I.e.,

$$P = \frac{Exec\ time\ of\ parallelizable\ part}{Total\ execution\ time}$$

Amdahl's Law (continued)

Very Important!

■ If T_s is execution time in serial environment, then

$$T_{P} = T_{S} \times \left(\left(1 - P \right) + \frac{P}{N} \right)$$

is execution time on N processors

■ I.e., *speedup* factor is

$$S = \frac{T_s}{T_P} = \frac{1}{(1-P) + \frac{P}{N}}$$
returns in N

Described (in next edition of H&P) as

Amdahl's Disheartening Law!

Measuring Performance

Typical performance metrics:

- Response time
- Throughput

Speedup of X relative to Y

Execution time_Y / Execution time_X

Execution time

- Wall clock time: includes all system overheads
- CPU time: only computation time

Benchmarks

- Kernels (e.g. matrix multiply)
- Toy programs (e.g. sorting)
- Synthetic benchmarks (e.g. Dhrystone)
- Benchmark suites (e.g. SPEC06fp, TPC-C)




Fig. 1.16

Processor Performance Equation

CPU time = CPU clock cycles for a program × Clock cycle time

$$CPU time = \frac{CPU \ clock \ cycles \ for \ a \ program}{Clock \ rate}$$

$$CPI = \frac{CPU \text{ clock cycles for a program}}{Instruction count}$$

CPU time = Instruction count × Cycles per instruction × Clock cycle time

$$\frac{\text{Instructions}}{\text{Program}} \times \frac{\text{Clock cycles}}{\text{Instruction}} \times \frac{\text{Seconds}}{\text{Clock cycle}} = \frac{\text{Seconds}}{\text{Program}} = \text{CPU time}$$

Principles of Computer Design

Different instruction types having different CPIs

CPU clock cycles =
$$\sum_{i=1}^{n} IC_i \times CPI_i$$

CPU time =
$$\left(\sum_{i=1}^{n} IC_{i} \times CPI_{i}\right) \times Clock cycle time$$

Processor Performance Equation

■ Needed for Homework #1

■ See §1.9

Homework Assignment #1

- Do one of the following from Hennessy & Patterson
 - **1.2**
 - **1.5**
 - **1.12**
 - **1.15**
- Due Thursday, March 23, 6:00 PM
- Submit via Canvas
 - This is Homework #1

Questions?