RANDOM NUMBER GENERATOR

DEEP DIWANI(EE16B06) S.KHALID BASHA(EE16B35)

EE5811: FPGA LAB and EE3025: IDP

Department of Electrical Engineering

IIT HYDERABAD

April 26, 2019

- First Section
 - Project Outline
 - Software Setup
 - Linear Feedback Shift Register
- Second Section
 - Implementation of RAND in RTL
 - Hardware Implementation

- First Section
 - Project Outline
 - Software Setup
 - Linear Feedback Shift Register
- Second Section
 - Implementation of RAND in RTL
 - Hardware Implementation

Project Outline

- Our aim is to generate random numbers using Icoboard FPGA.
- We have used LFSR algorithm to generate random numbers.
- Input seed is given to mega aurdino which is connected to Icoboard whose output is being displayed on LCD.
- Random number being generated is displayed on the LCD.
- Statistical test has been performed to check the trueness of the random numbers generated.

 All the verilog and arduino codes, the presentation are accessible on the github interface which is a free open-source.

- First Section
 - Project Outline
 - Software Setup
 - Linear Feedback Shift Register
- Second Section
 - Implementation of RAND in RTL
 - Hardware Implementation

Software Setup

- LINK for commands:
 - $https://github.com/gadepall/EE5811/blob/master/icoboard_fpga/gvv_hemanth_icoboard.pdf$
- Execute the following commands in your terminal for installing softwares:
- Wiring Pi
- Ico Prog
- Icestorm
- Arachne-pnr
- Yosys
- Creating Makefile [1]

- First Section
 - Project Outline
 - Software Setup
 - Linear Feedback Shift Register
- Second Section
 - Implementation of RAND in RTL
 - Hardware Implementation

Linear Feedback Shift Register


- LFSR Random Number Generators are a class of Pseudo Number Generators.
- A Linear Feedback Shift Register is a shift register whose input bit is a linear function of previous state. The most commonly used linear function of single bits is exclusive-or (XOR)
- An N-bit LFSR will be able to generate $(2^N 1)$ random numbers before it starts repeating.

Algorithm of LFSR

- Seed Input
- For example: Seed = 13(10 bit)
- XOR operation on 9th and 6th bit
- Left Shift

Algorithm of LFSR

Example: 13 (10 bit)



For 10 bit - XOR operation on 9th and 6th bit




Figure: LFSR Algorithm

- First Section
 - Project Outline
 - Software Setup
 - Linear Feedback Shift Register
- Second Section
 - Implementation of RAND in RTL
 - Hardware Implementation

Implementation of RAND in RTL

 Verilog code for generating sequence of Random numbers using LFSR algorithm:

https://github.com/Md-Khalid-1129/FPGA_submissions

Arduino code and Verrilog-pcf file are also available on github link.

Contd...




Figure: RTL Simulation Results

- First Section
 - Project Outline
 - Software Setup
 - Linear Feedback Shift Register
- Second Section
 - Implementation of RAND in RTL
 - Hardware Implementation

Components Required

- Mega-Arduino
- Raspberry Pi
- Ico-Board
- Keypad
- LCD
- Potentiometer

Connections




Figure: Connections

Contd...




Figure: Connections of Mega-arduino and LCD

contd...

- Upload the code in the arduino
- Now, after all the connections are done open the terminal
- Run the verilog code by typing the following command make v_fname=fileName

References I

- Github Link https://github.com/Md-Khalid-1129/FPGA_submissions
- https://vlsicoding.blogspot.com/2014/07/verilog-code-for-4-bit-linear-feedback-shift-register.html
- http://verilog-code.blogspot.com/2013/10/linear-feed-back-shift-registers-using.html