

Date:- 5.8.24

Computer organization and Architecture

Module-1

Books


- mogis mano
- stallings
- Pal choudhury

* Architecture deals with what to do & organization deals with how to do

Structure:- A structure specifies the way in which the components are inter related.

Function:- The operation of each individual component as part of the structure.

Date:- 6.8.24



- * (i) Von-Neumann Architecture follows/stores same memory location for data & instructions in a single location/same memory location.
- (ii) It's always works on single microprocessor.
- (iii) Fetch-decode-execute cycle

← Principle of Von Neumann

DR - Data Register

TR - Temporary Register

AR - Address Register

* PC - Programme Counter

IR - Instruction Register

AC - Accumulator Counter

IDR - Input output Register

* Von Neumann is also called stage programme architecture.

* Stage programme control concept

- Von Neumann Architecture
- General purpose system
- Parallel processing

* Whole program's control flow is control unit.


* Parallel processing Three types of Bus - Control, Data & Address.

Date:- 7.8.24

MSB - 256


General Purpose Registers

- * 1 word = 1 Byte





$$\begin{aligned}
 n &= \log_2(8) \\
 &= \log_2(2^3) \\
 &= 3 \log_2 2 = 3 \times 1 = 3
 \end{aligned}$$

1024	2^{10}
2048	2^{11}
4096	2^{12}



- * Data register only store data.



- * System can be two types - Word addressable, Byte addressable.

- * Program Counter
 - it's a special register which stores the address of the next instructions.


- * Accumulator Counter
 - it's store the intermediate result.

Q. What is the functionality of PC & AC.

- * Instruction Register
 - 15 14 11 0
 - I | op code | op er a nt


- * 0 - Direct, 1 - Indirect addressing

- * I/O Register
 - 8 bit, 8 bit



Date:- 12.8.24


Bus Architecture



- * The address bus always generated from the microprocessor.


- * Control Bus carries signal or commands from the CPU or control unit.

Common Bus Architecture



Date:- 13.8.24

One Address Instruction
→ Basic Computer Design



Ex:- $V = (A+B) * (C-D)$

LOAD A

$$AC \leftarrow M[A]$$

ADD B

$$AC = AC + M[B]$$

STORE T

$$TR \leftarrow AC$$

LOAD C

SUB D

MUL T

STORE X


* Absolute Address
Effective Address
Relative Address

Direct - $AC \leftarrow AC + [x]$

Indirect - $AC \leftarrow AC + [x]$

Direct Register - $AC \leftarrow AC + [R]$


Indirect Register - $AC \leftarrow AC + [R]$



Date:- 14-8-24

CPU organisations—

- (i) Single Accumulator (one address instruction)
- (ii) General register based
- (iii) Stack organisation





$$* X = (A+B) * (C-D)$$

$$\Rightarrow \text{ADD } A, B, R_1 \quad R_1 = A+B$$

$$\text{SUB } C, D, R_2 \quad R_2 = C-D$$

$$\text{MUL } R_1, R_2, X$$



* Stack organization divided into two parts—

(i) memory stack (ii) Register stack

Note:- (i) Instruction set size—It tells the total no of instructions define in the processor. (246)

(ii) opcode size—It's the no. of bits occupied by the opcode which is calculated by taking log₂ of instruction set size. ($\log_2(246)$)

(iii) operand size - It's the no. of bits occupied by the operands.

(iv) Instruction size - It's calculated as a sum of bits occupied by opcode and operands.

Q.1 consider a processor with 64 registers and instruction set size twelve. Each instruction has five distinct fields, namely, opcode, two source register identifiers, one destination register identifier, and a twelve-bit immediate value. Each instruction must be stored in memory in a byte-aligned fashion. If a program (in bytes) has 400 instructions, the amount of memory consumed by the program text is what?

$$\begin{array}{r} 17 \\ \times 16^{\circ} \\ \hline 1 \times 16 = 16 \\ \end{array}$$

$$\begin{array}{r}
 1 \ A \\
 1 \ 1^0 \\
 1 \times 16^1 = 16 \\
 \hline
 10 \ 1^0 \\
 10 \times 16^0 = 10^1 \\
 = 10 \\
 + 26 \\
 \hline
 49
 \end{array}$$

Date:- 19-8-2'

Q.2 A processor has 40 distinct instructions and 24 general purpose register. A 32 bit instruction word has an opcode, 2 register operands and an immediate operand. Calculate the no. of bits available for the immediate operand field?

\Rightarrow 40 distinct instructions $\rightarrow \log_2 40 = 6$ bits

24 general purpose register $\rightarrow \log_2 24 = 5$ bits

Opcode \leftarrow 6 bits


Opcode \leftarrow 6 bits
register operand \leftarrow 10 bits

Register operand → bits
Immediate operand → x bits

Immediate operand + Register = 32
opcode + Register operand + Immediate operand = 32

$$6 + 10 + x = 32$$

$$16 + x = 32 \\ x = 32 - 16 = 16 \text{ bits}$$




Q.3 A processor with 8 registers uses a 24 bit instruction. The instruction word contains an opcode, 2 register identifiers, and 16 bit immediate value. Determine the instruction set size of the processor.

→ 8 registers

$$\text{operand size} = \log_2 8 \approx \log_2 (2^3) \approx 3 \text{ bit}$$

24 bit instructions

$$\text{opcode size} = \log_2 (8) \approx \log_2 (2^3) \approx 3 \text{ bit}$$



$$\therefore \text{opcode} + \text{Reg1} + \text{Reg2} + \text{I.V} = \text{Instruction set size}$$

$$\therefore \text{opcode size} \times \text{instruction set size} = 27 \text{ bit}$$

$$x + 22 = 24$$

$$x = 24 - 22 \\ = 2 \text{ bit}$$

$$\therefore \text{Instruction set size} = 2^8 \\ = 256 \text{ bits}$$

* Addressing modes

→ Implied/Implicit Addressing mode

→ Stack addressing mode

→ Immediate Addressing mode

→ Direct " "

→ Indirect " "

→ Register Direct " "

→ Register Indirect " "

* → Relative " "

→ Indexed " "

→ Base Register " "

→ Auto Increment " "

→ Auto Decrement " "

Date:- 20.8.24

Implicit AM :-

1. The definition of the instruction itself specifies the operands implicitly. It's also called an address instruction.


Ex:- 'CMA' - Complement Accumulator, where Accumulator is an operand which is specified implicitly in the opcode.

2. Stack Addressing mode :-

Date:- 21.8.24

Module-2



Half Adder




		Sum	Carry
A	B		
0	0	0	0
0	1	1	0
1	0	0	1
1	1	0	1

$$\text{Sum} = A'B + AB' = A \oplus B$$

$$\text{Carry} = A \cdot B$$




Full Adder



A	B	Sum	Carry (out)
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

$$\begin{aligned}
 \text{Sum} &= \overline{A} \overline{B} \text{Cin} + \overline{A} B \overline{\text{Cin}} + A \overline{B} \text{Cin} + A B \overline{\text{Cin}} \\
 &= \overline{A} (\overline{B} \text{Cin} + B \overline{\text{Cin}}) + A (\overline{B} \text{Cin} + B \overline{\text{Cin}}) \\
 &= \overline{A} (B \oplus \text{Cin}) + A (B \oplus \text{Cin}) \\
 &= A \oplus B \oplus \text{Cin}
 \end{aligned}$$

$$\text{Cout} = \text{Ain} + \text{Bin} + AB$$




* Drawback of Half Adder - (i) It can only take 2 input.

(ii) It also performs in a positional manner.

* Drawback of full Adder - (i) It can include carry but it also add in a positional manner. If there is multi-bit number then the 1 bit cannot be added.

* Ripple Adder - (i) It can only perform addition.
(ii) There is a propagation delay.

LAB




Date:- 2-9-24

Carry Look-ahead Adder

A	B	C_i	S_{i+1}
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1

Annotations:

- No carry generated
- No carry propagate
- carry generate




$$i=0: C_0 = G_0 + P_0 C_0 = (A_0 \cdot B_0) + (A_0 \oplus B_0) C_0 \\ = A_0 B_0 + A_0 C_0 \oplus B_0 C_0$$

$$i=1: C_1 = G_1 + P_1 C_1 = (A_1 \cdot B_1) + (A_1 \oplus B_1) C_1 \\ = G_1 + P_1 (G_0 + P_0 C_0) = (A_1 \cdot B_1) + (A_1 \oplus B_1) (A_0 B_0 + A_0 C_0 \oplus B_0 C_0)$$

$$i=2: C_2 = G_2 + P_2 C_2 = (A_2 \cdot B_2) + (A_2 \oplus B_2) C_2 \\ = (A_2 \cdot B_2) + (A_2 \oplus B_2) ((A_1 \cdot B_1) + (A_1 \oplus B_1) (A_0 B_0 + A_0 C_0 \oplus B_0 C_0))$$

$$C_3 = G_3 + P_3 C_3 \\ = G_3 + P_3 (G_2 + P_2 G_1 + P_2 P_1 C_0) \\ = G_3 + P_3 G_2 + P_3 P_2 G_1 + P_3 P_2 P_1 C_0$$



Date:- 4.9.24

Number System Conversion

Decimal to Binary

$$(12.264)_{10}$$

↓
12

$$\begin{array}{r} 2 | 12.0 \\ 2 | 6.0 \\ 2 | 3.0 \end{array}$$

↓
1

$$0.264 \times 2 = 0.528$$

$$0.528 \times 2 = 1.056$$

$$0.056 \times 2 = 0.112$$

$$*(231)_4 = (63)_?$$

$$(231)_4$$

↓
x4⁰=1
↓
x4¹=12
↓
x4²=32

$$6x+3=45$$

$$6x=42$$

$$x=7$$

$$(45)_{10}$$

$$63$$

↓
3x2⁰
↓
6x2¹
= 6x+3

Binary to Decimal

$$(1101.11)_2$$

↓
1
↓
0
↓
1

$$1 \times 2^0 = 1$$

$$0 \times 2^1 = 0$$

$$1 \times 2^2 = 4$$

$$1 \times 2^3 = 8$$

$$11 \quad 1.2^{-2}$$

$$1.2^{-1}$$

$$= 0.5 + 0.25$$

$$= 0.75$$

$$13.75$$

Hexa Add

$$\begin{array}{r} 1 A D \\ + 2 B C \\ \hline 4 6 9 \end{array}$$

$A=10$
 $B=11$
 $C=12$
 $D=13$
 $E=14$
 $F=15$

$$\begin{array}{r} \text{Binary Sub} \\ \hline \begin{array}{r} 2 \\ - 1 \\ \hline 1 \end{array} \quad \begin{array}{r} 3 \\ - 4 \\ \hline 1 \end{array} \quad \begin{array}{r} 4 \\ - 6 \\ \hline 8 \end{array} \quad \begin{array}{r} 10 \\ - 8 \\ \hline 2 \end{array} \\ \hline \begin{array}{r} 1 \\ - 0 \\ \hline 1 \end{array} \quad \begin{array}{r} 0 \\ - 1 \\ \hline 1 \end{array} \quad \begin{array}{r} 0 \\ - 0 \\ \hline 0 \end{array} \quad \begin{array}{r} 1 \\ - 1 \\ \hline 0 \end{array} \\ \hline 0011 \end{array} \end{array}$$

Binary Addition

$$\begin{array}{r} \text{Octal Add} \\ \hline 4567 \\ + 2357 \\ \hline 7138 \end{array}$$

$$\begin{array}{r} 1110 \\ 1101 \\ \hline 11011 \end{array}$$

$$\begin{array}{r} * 900010 \\ - 010111 \\ \hline 001011 \end{array}$$

$$\begin{array}{r} 16 \\ 04A \\ - 0B9 \\ \hline 0F4 \end{array}$$

LAB

① Write a program to divide two 8 bit numbers?

Date:- 9.9.24

1's complement

$$\begin{array}{r} 110110 \\ - 011101 \\ \hline 1010011 \\ \hline 010100 \end{array}$$

with the rest of the result. If no carry generated that would be the final result.

2's complement

$$\begin{array}{r} 110110 \\ - 011101 \\ \hline 10010100 \end{array}$$

- Process:-
- First identify the minuend & substrahend.
 - Find 2's complement of the substrahend.
 - Now add the minuend and 2's complement of the substrahend.
 - If carry generated add the carry of the result. If no carry generated that would be the final result.

$$\begin{array}{r} 10110 \\ \textcircled{\text{S}} 11010 \\ \hline 11100 \end{array}$$

Process :- (iv) If carry generated, discarding the value, if no carry generated take the 2's compliment.

Unsigned

				<u>msb</u>
-	-	-	\downarrow	\downarrow
0	0	0	-0	-
0	0	1	-1	0
0	1	0	-2	0
0	1	1	-3	0
1	0	0	-4	1
1	0	1	-5	0
1	1	0	-6	1
1	1	1	-7	1
range - 0 to $2^n - 1$				$+3$

Range - 0 to $2^n - 1$

0 - +ve
1 - -ve

$$\begin{aligned}
 \text{Range} &= -2^{n-1} + 1 \text{ to } +2^{n-1} - 1 \\
 &= -2^n + 1 \\
 &= -4 + 1 \\
 &= -3 \text{ to } +4 - 1 \\
 &= -3 \text{ to } +3
 \end{aligned}$$

<u>Sign</u>	<u>2'S</u>	<u>- Decimal</u>
-	0 0 0 0	+ 0
0	0 0 0 1	+ 1
0	0 0 1 0	+ 2
0	0 0 1 1	+ 3
0	0 1 0 0	+ 4
0	0 1 0 1	+ 5
0	0 1 1 0	+ 6
0	0 1 1 1	+ 7
1	0 0 0 0	- 8
1	0 0 0 1	- 7
1	0 0 1 0	- 6
1	0 0 1 1	- 5
1	0 1 0 0	- 4
1	0 1 0 1	- 3
1	0 1 1 0	- 2
1	0 1 1 1	- 1

$$\text{Range} = -2^{n-1} t_0 + 2^{n-1}$$

$$\begin{array}{ccccccccc}
 * & -8 & -7 & -6 & -5 & -4 & -3 & -2 & -10 + 11 \\
 & 2 & +3 & +4 & +5 & +6 & +7 \\
 (+8) & (+8) & (+8) & (+8) & (+8) & (+8) & (+8) & (+8) & (+8) \\
 (+8) & (+8) & (+8) & (+8) & (+8) & (+8) & (+8) & (+8) & (+8) \\
 \downarrow & & & & & & & & \\
 0 & 1 & 2 & 3 & 4 & 5 & 6 & 7 & 8 & 9 & 10 & 11 \\
 12 & 13 & 14 & 15
 \end{array}$$

Date:- 10.9.24

Booth's Algorithm


$-5 \leftarrow$ multiplicand $\leftarrow B$
 $4 \leftarrow$ multiplier $\leftarrow S$

multiplication of $(-5) \times 4$

$$(-5) = \begin{pmatrix} 0 & 1 & 0 & 1 \\ 1 & 0 & 1 & 1 \end{pmatrix} \xleftarrow{\text{?}} (-5) \xleftarrow{\text{B}}$$

$$(4) = (0100)_2 \leftarrow g$$

Count \rightarrow 4



<u>Steps</u>	<u>A</u>	<u>Q</u>	<u>Q-1</u>	<u>operation</u>	$A - B$
	0000	0100	0	Initialization	$= A + (-B)$
1	0000	0010	0	Right shift	$= 0 + (-(-5))$
2	0000	0001	0	Right shift	$= +5 \boxed{0101}$
3	0101	0001	0	$A \leftarrow A - B$	$A + B$
	0010	1000	1	Right shift	$= 0010$
4	1101	1000	1	$A \leftarrow A + B$	$\frac{1011}{1101}$
	1110	1100	0	Right shift	$\frac{00010100}{11101100}$
					$\frac{(-20)}{}$

* multiplication of 7×3

$$\Rightarrow 7 = 0111 \leftarrow B$$

$$3 = 0011 \leftarrow Q$$

<u>Steps</u>	<u>A</u>	<u>Q</u>	<u>Q-1</u>	<u>operation</u>
	0000	0011	0	Initialization
1	1001	0011	0	$A \leftarrow A - B$
	1100	1001	1	Right shift
2	1110	0100	1	Right shift
3	0101	0100	1	$A \leftarrow A + B$
	0010	1010	0	Right shift
4	0001	0101	0	Right shift

$$\frac{0000}{\boxed{1}001} \\ 1001$$

$$\begin{array}{r} 1110 \\ 0111 \\ \hline \boxed{1}001 \\ +1 \\ \hline 0110 \end{array}$$

Date:- 11.9.24

Floating Point Representation

- Fixed Number \leftrightarrow Integer 1, 4, 5.

- Floating Number \leftrightarrow Fraction 0.62, 0.5, 0.97

Radix Point

$$1.256 = 125.6 \times 10^{-2}$$

$$= 0.1256 \times 10^2$$

- Floating Number

S - Sign bit
m - mantissa
E - Exponent

$$-11010; 10111$$

$$= 11 \cdot \frac{010101110}{\text{mantissa}} \times 2^3$$

$$= 11010101110 \cdot 0 \times 2^5 \leftarrow \text{Exponent}$$

S E m
0 11 010101110

$$* 10.1 = 0.1011 \times 2^3$$

0 0011 10110
S E M
(1) (4) (5)

S = 1 bit
m = 5 bit
E = 4 bit

Normalization :-

(i) Explicit : $(-1)^S \times 0.M \times 2^E$

(ii) Implicit : $(-1)^S \times 1.M \times 2^E$

$$-0.00110 = -01100.110 \times 2^{-2}$$

S = 1 bit

m = 5 bit

E = 4 bit

0 1110 11000
S E M

$$2 = 0010 \\ 1110$$

Backward mechanism

$$(-1)^0 \times 0.10110 \times 2^{0011}$$

$$= 1 \times 0.10110 \times 2^3$$

$$= 101.110$$

Implicit

$$(-5.875)_{10}$$

$$= 101.111 = 1.01111 \times 2^2$$

1 0010 01111
S E M (M)

$$\Rightarrow 101.111$$

$$= 0.10111 \times 2^3$$

1 0011 10111
S E M

Date:-12.9.24

Implicit Conversion

$$\Rightarrow (-1)^S \times 0.M \times 2^E$$

$$= -5.875$$

$$= (-1)^1 \times 0.10111 \times 2^3$$

$$= 10111$$

$$= (-) 101.11$$

$$= 1.01111 \times 2^2$$

$$= 5.75$$

Bias

$$-8 -7 -6 -5 -4 -3 -2 -1 \quad 0 +1 +2 +3 +4 +5 +6$$

$$6+7$$

$$, 00101 = 00.101 \times 2^{-6}$$

Biassing

(i) Explicit $= (-1)^S \times 0.M \times 2^{E-B}$

(ii) Implicit $= (-1)^S \times 1.M \times 2^{E-B}$

0	0110	10100
---	------	-------

$$(-1)^0 \times 0.10100 \times 2^{6-8}$$

$$= 0.10100 \times 2^{-2}$$

$$= .0010100$$

$$\begin{array}{c} 101.11 \\ = 10111 \times 2^3 \end{array}$$

$$\begin{array}{cc} 3+8 & -2+8 \\ = 11 & = 6 \end{array}$$

$$\begin{array}{c} 1011 \\ \hline 1.0 \end{array}$$

$$\frac{1}{(0101)_2}$$

$$\Rightarrow \frac{0.101}{\cancel{1}} \times 2^{-1}$$

0	0111	10100
S	E	M

$$-2^{n-1} \text{ to } 2^{n-1} - 1 \quad (n=4)$$

$$= -2^{4-1} \text{ to } 2^4 - 1 = -8 \text{ to } +7$$

$$\text{Bias} = 8$$

$$E = -1+8 = 7 = 0111$$

$$\frac{1}{(101 \cdot 101)_2}$$

IEEE754

Name - Binary - 16

Common Name - Half Precision

Significant Bit - 11 Exponent bit - 5 Exponent - 15 Bias $(S+m)$

Representation

6	S E M	1	5	10
---	------------------	---	---	----

(i) Binary 32 - Single Precision - 24 - 8 - 127

S	E	M	1	8	23
---	---	---	---	---	----

(ii) Binary 64 - Double Precision - 53 - 11 - 1023

S	E	M	1	11	52
---	---	---	---	----	----

(iii) Binary 128 - Quadruple Precision - 113 - 15 - 16383

S	E	M	1	15	112
---	---	---	---	----	-----

(iv) Binary 256 - Octuple Precision - 237 - 19 - 268435456

S	E	M	1	19	36
---	---	---	---	----	----

Date:-17.9.24

Single Precision

S(1)	E(8)	M(23)
0 001	0000 0000	$(M=0.0)$

Representation

$$\pm 0$$

0 001

1111 1111
(E = 255)

000...0
(m = 0)

$\pm \infty$

0 001

$1 \leq E \leq 254$

xxx--
(m ≠ 0)

Implicit Normal Form
 $(-1)^S \times 1.M \times 2^{E-127}$

0 001

E = 0

m ≠ 0

Fractional Form
 $(-1)^S \times 0.M \times 2^{-126}$

E = 255

m ≠ 0

NAN

0 001

Double Precision

0 001

E (11)

m (52)

Representation

0 001

000 0000 0000
(E = 0)

000...0
(m = 0)

± 0

0 001

111 1111 1111
(E = 2047)

000...0
(m = 0)

$\pm \infty$

0 001

$1 \leq E \leq 2046$

xxx--
(m ≠ 0)

Implicit Normal Form
 $(-1)^S \times 1.M \times 2^{E-1023}$

0 001

E = 0

m ≠ 0

Fractional Form
 $(-1)^S \times 0.M \times 2^{-1022}$

0 001

E = 2047

m ≠ 0

NAN

Q Consider a 32 bit register which stores floating point numbers in a IEEE single precision format. Find the decimal value of the following

32 bit - 0100000111100--0
 \Rightarrow

S	E	m
0	10000011	1100--0

 $(-1)^0 \times 1.110--0 \times 2^{131-127}$

$= 11100.000--0$

$=(28)_{16}$

Q

S	E	m
0	11111111	00--0--0

$E = 11111111$ of the form $= NAN$

$= 255$

$\Rightarrow (-1)^0 \times 1.110--0 \times 2^{255-127}$

$= 1.110--0 \times 2^{128}$

$= 1.110--0$

$= 1.110--0$

Q Represent the numbers $(116)_{10}$ in IEEE754 single and double precision format.

$\Rightarrow (116)_{10} = 6 \times 10^0 = 6$

$1 \times 10^1 = 10$

$1 \times 10^2 = 100$

$116 = 1110100$


in IEEE754 single and double

$1110100 \times 10^{6+127}$

0	10000101	1101000000--00
---	----------	----------------

Date:- 18.9.24

Instruction cycle State Diagram



- * RISC - Reduced Instruction set Computer
- * CISC - Complex || || ||

* else - complex

```

graph TD
    FI --> DI
    DI --> CO
    CO --> MO[Micro operation]
    style FI fill:none,stroke:none
    style DI fill:none,stroke:none
    style CO fill:none,stroke:none
    style MO fill:none,stroke:none
  
```

* RISC → It reduce the cycles per instruction of the cost of number of instructions for program.

* CISC:- The CISC approach attempts to minimize the instruction per program but at the cost of in the number of cycles per instruction.

$$* \text{ CPU Time} = \frac{\text{seconds}}{\text{program}} = \frac{\text{Instruction}}{\text{program}} \times \frac{\text{cycles}}{\text{Instruction}} \times \frac{\text{seconds}}{\text{cycle}}$$

Q- Difference between RISC and CISC.

rise

(i) RISC is a reduced instruction set.

(ii) The number of instructions is less as compared to CSE.

(iii) The addressing modes are less.

(iv) It worked in a fixed instruction format.

(v) The RISC consumes less power.

(vi) The RISC processors are highly pipelined.

(iii) It optimizes the performance by focusing on software.

CISC

(ii) QISC is a complete instruction set.

(ii) The number of instructions ~~are~~ is more as compared to RISC.

(iii) The addressing modes are more.

(iv) It worked in a variable instruction format.

(+) The OISC ~~forcessor~~ consumes more power.

(v) The C16Q processors are less binned.

(vii) It optimizes the performance by focusing on hardware.

(viii) Requires more RAM.

(ix) They are inexpensive.

(x) Examples of RISC chips include SPARC, POWER PC.

(viii) Requires less RAM.

(ix) They are relatively expensive.

(x) Examples of CISC include Intel architecture, AMD.