COMP2000

An Introduction to Parallel Programming

University of Plymouth
School of Engineering, Computing and Mathematics

Dr. Vasilios Kelefouras

Email: v.kelefouras@plymouth.ac.uk

Website: https://www.plymouth.ac.uk/staff/vasilios-kelefouras

School of Computing
(University of Plymouth)

Welcome



What is Parallel Computing?


- Most of the programmers nowadays are familiar with serial computation
 - Code is developed in a high level language
 - Code Instructions are executed one after another
 - 1 CPU runs the code
- Parallel computing is a type of computation where many calculations or the execution of processes are carried out simultaneously
 - Code or task must be broken down into multiple smaller pieces
 - Those pieces are executed at the same time, each on a different hardware resource

Applications – Data Explosion



Applications – Scientific Computing








DEFENSE





- Life sciences
- Bioinformatics
- Astrophysics
- Finance
- Medical imaging
- Natural language processing
- Social sciences
- Weather and climate
- Computational fluid dynamics
- Machine learning
 - etc...




ELECTRONIC DESIGN AUTOMATION














High Performance Computing (HPC) market

- The HPC Market Map (next slide) demonstrates the rapidly growing importance of HPC to industrial competitiveness of both the UK and Europe
- High performance software is critical in modern computer systems ranging from small embedded devices to big supercomputers and datacenters
- Companies need employers to write efficient software
- Engineers with that knowledge are desirable in Industry



e-infrastructure

e-Infrastructure was described in a recent report from the Department for Business, Innovation & Skills as the "ecosystem for novation", underpinning a wide range of future technologies. e-Infrastructure enables computational science & engineering nethods and the potential contribution to the UK economy of e-Infrastructure technologies is enormous

Although higher education currently dominates the UK's HPC resources, enterprises of all sizes are recognising the necessity for HPC in the commercial arena. Few companies are able to make the required investment on their own. Therefore, a need has developed for e-infrastructure to provide the necessary resources for HPC service providers to meet the rapidly growing demands of UK

Trends & Numbers

Worldwide revenue \$10.3 Billion value of the HPC Servers market in 2013 of

30%

European market share of total worldwide HPC revenues in 2013 a

Value of German Supercomputer segment in 2011 or 43% of total HPC revenues #

\$260_{Million}

Value of French Supercomputer segment in 2011 or 44% of total HPC revenues in

83%

of HPC application software used in Europe is indigineous and 66% is based on IP generated in Europe :at

<5%

European share of HPC system vendors in the global HPC system market

Amount committed by PRACE hosting partners (Germany, France, Italy & €100 (Germany, France, Italy computing cycles between 2010-2014 at

Sources

- 1) e-Infrastructure Leadership Council 2012 P4HPC Strategic Research Agenda 2013

- 3) IDC Worldwide High Performance Technical Server Quergiew 2014 4) IDC Report on HPC market Trends 2013



Public and privately funded research bodies and institutions, **HPC Users** OSC S AWE CECMWF JÜLICH

Industry & Business Large multinational enterprises with the resources to invest in space, FMCG, energy, oil and gas industries produban produban AIRBUS Originar eni **edf**

SME Small and medium-sized enterprises in scientific and engys BHR Group

Educational Educational institutions, e.g. universities and technical alysis of large datasets, e.g. brain scan data

High Performance Computing (HPC)

Governmental departments and agencies, e.g. Department of efence, as well as other health and regulatory ager overnments are key direct and indirect investors in





HPC Usage


Simulation & Optimisation Simulating real-world phenomena to gain deeper nderstanding or minimise risk, e.g. financial and solecular simulation

Predictive Behaviour Processing data to create forecast models or predict comes, e.g. weather forecasting

Data Informatics Computationally or numerically intensive

Classification & Textual Analysis Document or file classification, e.g. music, as well as processing of vast or complex datasets to aid decision making in a variety of fields

Graphics Generation Creating computer-generated animation for the Media industry and modelling output representati





Microsoft Azure


e-Infrastructure


Initiative

Big Data Workloads

Manipulating vast datasets that are too large to be

ssed using commercial software and hardware







HPC Initiatives OSICOS H L R IS ®





















Fastest Supercomputers (Jan. 2022) (1)

- 🗆 Fugaku (Japan)
 - \blacksquare 7.3 million cores, 415 peta (10 15) FLOPs
- Summit (US)
 - □ 148 peta FLOPs
- Sierra (US)
 - 1.5 million cores, 94 peta FLOPs
- Sunway TaihuLight (China)
 - 10.6 million cores, 93 peta FLOPs
- Tianhe-2 (China)
 - 5 million cores, 61 peta FLOPs











Fastest Supercomputers (Jan. 2022) (2)

- These supercomputers are drawing 10-40 megawatts of power
 - This is enough for an entire city of 40.000 people
 - Each megawatt costs about 1 million dollars per year...
 - We need fast computers but consuming low energy consumption
 - In Plymouth University there is a supercomputer too











Why the current trend is towards more and more CPU cores?

- Since 2006, PCs, laptops and servers support more and more cores, why?
 - Question: What changed back in 2006?
 - Answer: The CPU frequency has ceased to grow... but why?
 - The CPU frequency could not be further increased as the power consumption becomes too high

ISSCC 2001, Keynote



Patrick P. Gelsinger
Senior Vice President
General Manager
Digital Enterprise Group
INTEL CORP.

"Ten years from now, microprocessors will run at 10GHz to 30GHz and be capable of processing 1 trillion operations per second -- about the same number of calculations that the world's fastest supercomputer can perform now.


"Unfortunately, if nothing changes these chips will produce as much heat, for their proportional size, as a nuclear reactor. . . ."

Moore's Law – The number of transistors on integrated circuit chips (1971-2018)




Moore's law describes the empirical regularity that the number of transistors on integrated circuits doubles approximately every two years.

This advancement is important as other aspects of technological progress — such as processing speed or the price of electronic products — are linked to Moore's law.



Performance **used to** increase according to the number of transistors (1)



Performance **used to** increase according to the number of transistors (2)

- The fact that performance used to increase by increasing the number of transistors, trained people to expect that performance comes from the hardware
- Programmers used to write software without thinking about performance
- They counted on the hardware to do the work Optimization
 was left to the HW
- This model used to work fine...but...back in 2006, something changed...
 - The Power Wall problem

Do not expect your serial program to run faster on new processors


Performance **used to** increase according to the number of transistors (3)

- Power Wall Problem
 - The CPU design goal for the late 1990's and early 2000's was to increase the CPU frequency.
 - This was a way to improve system performance
 - This was done by adding more transistors to a smaller chip.
 - However, this increased the power dissipation of the CPU chip beyond the capacity of inexpensive cooling techniques.
 - The last years the CPU frequency has ceased to grow

Performance **used to** increase according to the number of transistors (4)

- By increasing performance, power consumption increases even more (next slide)
- This is not sustainable
- What to do? The solution is Parallel hardware architectures


Computer Architecture and the Power Wall



The solution to the Power Wall Problem (1)


□ The power of a processor is given by

Power=Capacitance x Voltage x Frequency²



- The power of a processor is given by **Power=Capacitance x Voltage x Frequency**²
- By using two processors inside the same chip, with half the frequency each, then:
 - Capacitance $2 = 2.2 \times Capacitance$
 - Frequency 2 = F/2
 - $Votalge2 = 0.6 \times Voltage$






Parallel computing gives us the ability to give the same performance with lower power

The Era of Parallel Computing is here

- □ Nowadays, performance comes from the software
- There are no smart-enough tools to efficiently parallelize serial software on the parallel hardware
- Free lunch is over...

We must learn how to write parallel applications...

Hardware Architecture Trends



Taken from https://www.researchgate.net/publication/336577121 BACKUS Comprehensive High-Performance Research Software Engineering Approach for Simulations in Supercomputing Systems

Hardware Evolution

- Scalar Processors
- Pipelined Processors
- Superscalar Processors
- Out of order Processors
- Vectorization
- Hyper-Threading
- Multicore Processors
- Manycore Processors
- Heterogeneous systems
 - with more cores, more threads, wider vectors

Time


Heterogeneous computing (1)

Single core Era -> Multi-core Era -> Heterogeneous Systems Era

- Heterogeneous computing refers to systems that use more than one kind of processors or cores
 - These systems gain performance or energy efficiency not just by adding the same type of processors, but by adding dissimilar (co)processors, usually incorporating specialized processing capabilities to handle particular tasks
 - Systems with General Purpose Processors (GPPs), GPUs, DSPs, ASIPs etc.
- Heterogeneous systems offer the opportunity to significantly increase system performance and reduce system power consumption

Heterogeneous computing (2)


- Software issues:
 - Offloading
 - Programmability think about CPU code (C code), GPU code (CUDA), FPGA code (VHDL)
 - Portability What happens if your code runs on a machine with an FPGA instead of a GPU



Hardware Trends

From single core processors to heterogeneous systems on a chip


24



H. Esmaeilzadeh et al., "Dark silicon and the end of multicore scaling", International Symposium on Computer Architecture (ISCA). ACM, 2011. M. Zahran, "Heterogeneous Computing Here to Stay". ACM Queue, Nov/Dev 2016.

Unrestricted © Siemens AG 2017

How modern processors look like?






Arm M1 processor.

Taken from https://www.toptal.com/apple/apple-m1-processor-compatibility-overview

Comparison of Hardware Architectures



Flexibility, Programming Abstraction

Performance, Area and Power Efficiency

CPU:

- Market-agnostic
- Flexible, portable

FPGA:

- Somewhat Restricted Market
- Harder to Program (VHDL,
- More efficient than SW
- More expensive than ASIC

ASIC

- Market-specific
- Fewer programmers
- Rigid, less programmable
- Hard to build (physical)

What language do you think is most used in High Performance Computing

- Chose the right answer
 - 1. **C**#
 - 2. C/C++
 - 3. Java
 - 4. Python

High Performance Computing (HPC) Programming Languages

- HPC is all about performance
- The most used languages in HPC are
 - □ C/C++
 - Fortran there are many old massive applications which are still running, e.g., weather forecast (MetOffice)

Parallel Programming Models/Frameworks/Libraries

- There are too many parallel programming models to write parallel applications
 - Which one to use?
 - Ease of use
 - Performance
 - Portability
 - Parallel programming libraries/frameworks include OpenMP, MPI, OpenCL, OpenACC, CUDA, ...


Design Patterns for Parallel Programming

- No matter which programming language you use, there are specific algorithmic concepts that are universal
- □ These are the design patterns for parallel programming
- Examples of design patterns include:
 - Single Program Multiple Data (SPMD) pattern
 - A single program runs on many processing elements
 - Loop parallelism pattern
 - Most used in OpenMP we have seen many examples
 - Task Parallelism
 - Divide and Conquer pattern

What is OpenMP? (1)


- OpenMP (open multi-processing): An API for writing multithreaded apps
- A set of compiler directives and library routines for parallel application programmers
- Greatly simplifies writing multithreaded programs in Fortran,
 C/C++

What is OpenMP? (2)



What is OpenMP? (3)

□ Fork-Join Parallelism




Array Addition Example (1)

How hard it is to parallelize this program on our PCs?

A[N] ...

B[N]

Array Addition Example (2)



#pragma omp parallel for for (i=0; i< N; i++)A[i]=A[i] + B[i];





B[N]

Thread0

Array Addition Example (3)

- But what OpenMP actually does?
 - Considering there are four threads, the i loop will be split into four parts and each core will execute its part

Thread1


```
#pragma omp parallel for for (i=0; i< N; i++)
A[i]=A[i] + B[i];
```

Thread3

B[N]

Thread2

Array Addition Example (4) Parallelization + Vectorization



#pragma omp parallel for simd for (i=0; i<N; i++)
A[i]=A[i] + B[i]:



Serial VS Parallel version See how elegant OpenMP is

```
double version6(){
double un_opt(){
                                    int i;
int i;
                                    double x, pi, sum=0.0;
double x, pi, sum=0.0;
                                    double step;
double step;
                                     step=1.0/(double) num_steps;
 step=1.0/(double) num_steps;
                                    #pragma omp parallel for private(x) reduction(+:sum)
for (i=0; i<num_steps; i++){</pre>
                                    for (i=0; i<num_steps; i++){</pre>
 x=(i+0.5)*step;
                                     x = (i + 0.5)*step;
 sum = sum + 4.0 / (1.0 + x*x);
                                     sum = sum + 4.0 / (1.0 + x*x);
pi = step * sum;
                                    pi = step * sum;
return pi;
                                    return pi;
```

Why GPUs?

- Graphics Processing Units (GPU) were originally designed to accelerate the large number of multiply and add computations performed in graphics rendering
- The simulation of engineering and scientific problems is very closely related to the type of computation performed for graphic rendering.
 - Both perform a large number of floating point multiply-add computations.
 - GPUs are now designed specifically for the engineering and scientific marketplace
 - New GPU cards supporting up to 8 GPUs
- GPUs are used to speedup highly-parallel computing tasks
 - Machine learning, Image/Video Processing
- Using GPUs for computing general purpose tasks is also known as GPGPU (General Purpose GPU)

What's the Difference Between a CPU and a GPU?

- GPUs are best suited for repetitive and highly-parallel computing tasks.
 - Machine learning, Image/Video Processing
- You can find an interesting article in
- https://blogs.nvidia.com/blog/2009/12/16/whats-the-differencebetween-a-cpu-and-a-gpu/

CPU

Several cores

Low latency

Good for serial processing

Can do a handful of operations at once

GPU


Many cores

High throughput


Good for parallel processing

Can do thousands of operations at once

CPU Design



GPU Design



GPU Parallel Programming Frameworks

- □ The main GPU parallel programming frameworks are:
 - CUDA (Compute Unified Device Architecture)
 - Only for Nvidia GPUs Nvidia Corporation proprietary
 - By far Best performance for Nvidia GPUs
 - OpenCL (Open Computing Language)
 - Open, maintaned by the Khronos Group
 - Programming is not than different from CUDA
 - Portable CPUs, GPUs, other coprocessors
 - OpenMP (Open Multi-Processing) code annotation
 - Very easy to use
 - Portable CPUs, GPUs, other coprocessors
 - OpenACC (open accelerators) code annotation
 - Very easy to use
 - Portable CPUs, GPUs, other coprocessors

Vector Addition Example using OpenMP and OpenACC

- See how easy it is to write GPU code using OpenMP or OpenACC ...
 - But not that fast as CUDA for Nvidia GPUs ...
 - Why?
 - CUDA is designed just for Nvidia GPUs, CUDA code is at a lower level, better control of the hardware resources, allows for code optimizations...


```
// OpenACC code that runs on the GPU
#pragma acc kernels copyout(c[0:n]) copyin(a[0:n], b[0:n])
  for (i=0; i<n; i++) {
    c[i] = a[i] + b[i];
  }

// OpenMP code that run on the GPU
  #pragma omp target map(to: a[0:N], b[:N]) map(from: c[0:N])
  #pragma omp parallel for
  for (int i = 0; i < N; i++) {
      c[i] = a[i] + b[i];
   }</pre>
```

How a CUDA program looks like?

```
void sin_serial(const float* in, float* out) {
int i;
for (i = 0; i < N; i++)
out[i] = sinf(in[i]);
  _global__ void sin_parallel (const float* in, float* out) {
int g_id = threadIdx.x + blockIdx.x * blockDim.x;
if (g_id < N) {
out[g_id] = sinf(in[g_id]);
```

Parallel Programming Languages Popularity in Research (not industry)



New ExaScale hardware architectures have been announced

- Exascale computing is expected to revolutionize computational science and engineering by providing 1000x the capabilities of currently available computing systems, while having a similar power footprint.
- The new exascale hardware architectures are heterogeneous
 - CPUs+GPUs (Aurora)
 - CPUs+FPGAs (Arm EPI)
- Although, the exascale supercomputers are currently being developed, only a few HPC applications are so far able to fully exploit the capabilities of the current **petascale** systems, mainly because of their limited **scalability**.
- Therefore, efforts for preparing HPC applications for Exascale are needed
 - People with such expertise get highly payed jobs

Questions?