



Lecture 26: Stalling, Branch Data Hazards

CMPS 221 – Computer Organization and Design


Last Time: Forwarding




Dependencies & Forwarding




Datapath with Forwarding




Today: Stalling, Control Hazards



Load-Use Data Hazard



Load-Use Data Hazard




Single Cycle Pipeline Diagram


or \$8, \$7, \$6

and \$9, \$2, \$5


lw \$2, 20(\$1)



Single Cycle Pipeline Diagram



Datapath with Hazard Detection




Datapath with Hazard Detection

stall or in IF by
disabling PCWrite
or \$8, \$7, \$6


- stall and in ID by disabling IF/IDWrite and \$9, \$2, \$5

lw \$2, 20(\$1)




Hazard Detection Unit


use hazard detection unit to determine control signals




Hazard Detection Unit



Hazard Detection Unit




Hazard Detection Unit




destination register
of the load in EX

Stalling Condition



Branch Hazards

- If branch outcome determined in MEM



Recall: Solution was to resolve
branch at the end of the ID stage

Reducing Branch Delay


and \$12, \$2, \$5

beq \$1, \$3, 7

sub \$10, \$4, \$8

before<1>

before<2>




flush instruction in IF stage on misprediction

calculate branch target in ID stage

compare registers in ID stage

Reducing Branch Delay

only waste one cycle on misprediction




Data Hazards for Branches

- Resolving branches at the end of the ID stage reduces stalls from mispredicted branches...
- But creates **data hazards for branches** resulting in stalls when a branch uses recently computed data

Data Hazards for Branches


- If a comparison register is a destination of 2nd or 3rd preceding ALU instruction



- Can resolve via forwarding to ID stage


Data Hazards for Branches

- If a comparison register is a destination of preceding ALU instruction or 2nd preceding load instruction




Data Hazards for Branches

- If a comparison register is a destination of preceding ALU instruction or 2nd preceding load instruction




Data Hazards for Branches

- If a comparison register is a destination of immediately preceding load instruction




Data Hazards for Branches

- If a comparison register is a destination of immediately preceding load instruction



End of Processor Organization



Textbook Sections

- The content in these slides corresponds to:
 - Textbook:
 - *Computer Organization and Design, 5th Edition by David Patterson and John Hennessy, Morgan Kaufmann, 2014.*
 - Sections:
 - 4.7, 4.8