# Lecture 26: Stalling, Branch Data Hazards

CMPS 221 – Computer Organization and Design

# Last Time: Forwarding

Part 2:
Assembly Language (Chapter 2)

Instruction Set Architecture (ISA)

Microarchitecture

Logic Design


Part 3:

Processor Organization (Chapter 4) Memory Organization (Chapter 5)


Part 1:

Logic Design (Appendix B)
Computer Arithmetic (Chapter 3)

# Dependencies & Forwarding



# **Datapath with Forwarding**



# Today: Stalling, Control Hazards


Part 2:
Assembly Language (Chapter 2)

Part 3:
Processor Organization (Chapter 4)
Memory Organization (Chapter 5)


Logic Design

Part 1:
Logic Design (Appendix B)
Computer Arithmetic (Chapter 3)


# **Load-Use Data Hazard**




# **Load-Use Data Hazard**




# Single Cycle Pipeline Diagram




# Single Cycle Pipeline Diagram





# **Datapath with Hazard Detection**





# **Datapath with Hazard Detection**













# **Stalling Condition**



#### **Branch Hazards**


#### If branch outcome determined in MEM








# Reducing Branch Delay



# Reducing Branch Delay

#### only waste one cycle on misprediction




 Resolving branches at the end of the ID stage reduces stalls from mispredicted branches...

 But creates data hazards for branches resulting in stalls when a branch uses recently computed data


 If a comparison register is a destination of 2<sup>nd</sup> or 3<sup>rd</sup> preceding ALU instruction

Can resolve via forwarding to ID stage

 If a comparison register is a destination of preceding ALU instruction or 2<sup>nd</sup> preceding load instruction




 If a comparison register is a destination of preceding ALU instruction or 2<sup>nd</sup> preceding load instruction



 If a comparison register is a destination of immediately preceding load instruction

 If a comparison register is a destination of immediately preceding load instruction



# End of Processor Organization

Part 2:
Assembly Language (Chapter 2)

Instruction Set Architecture (ISA)

Microarchitecture

Logic Design

Part 3:

Processor Organization (Chapter 4)

Memory Organization (Chapter 5)

Part 1:

Logic Design (Appendix B)
Computer Arithmetic (Chapter 3)

#### **Textbook Sections**

- The content in these slides corresponds to:
  - Textbook:
    - Computer Organization and Design, 5th Edition by David Patterson and John Hennessy, Morgan Kaufmann, 2014.
  - Sections:
    - 4.7, 4.8