



# MICROPROCESSORS

## 8086 IN MINIMUM MODE

PROF. POONAM LANGARKAR,  
ASSISTANT PROFESSOR,  
COMPUTER SCIENCE ENGINEERING(DATA SCIENCE), APST THANE

# OBJECTIVE



To understand the functioning of 8086 in minimum mode.



To understand the timing diagrams for Read and Write operations in minimum mode.





**01**

**Demultiplexing of Address and Data Bus**


**02**

**Functioning in Minimum Mode**

**03**

**Timing diagrams for Read and Write operations in minimum mode**

## Address/Data Multiplexing



### AD<sub>0</sub>-AD<sub>15</sub> (Bidirectional)

#### Address/Data bus

Low order address bus; these are multiplexed with data.

When AD lines are used to transmit memory address the symbol A is used instead of AD, for example A<sub>0</sub>-A<sub>15</sub>.


When data are transmitted over AD lines the symbol D is used in place of AD, for example D<sub>0</sub>-D<sub>7</sub>, D<sub>8</sub>-D<sub>15</sub> or D<sub>0</sub>-D<sub>15</sub>.

### A<sub>16</sub>/S<sub>3</sub>, A<sub>17</sub>/S<sub>4</sub>, A<sub>18</sub>/S<sub>5</sub>, A<sub>19</sub>/S<sub>6</sub>

High order address bus. These are multiplexed with status signals

8086 in minimum mode

$AD_0 - AD_{19} \rightarrow 20 \text{ pins}$   
 $+ 1$   
21 pins



The 8086 microprocessor can work in two modes of operations : **Minimum mode** and **Maximum mode**


In the minimum mode of operation the microprocessor do not associate with any co-processors and can not be used for multiprocessor systems.

In the maximum mode the 8086 can work in multi-processor or co-processor configuration.

Minimum or maximum mode operations are decided by the pin MN/ MX (Active low).


When this pin is high 8086 operates in minimum mode otherwise it operates in Maximum mode.






# Multiplexing and demultiplexing of address/data bus

40 pin package



$AD_0 - A_{19}$  &  $\overline{BTIE} \rightarrow 21$  pins




8085-  
data 8 bit  
address 16 bit

8 pins

$A_0 - A_{15}$

20 bit



minimum

↓ 8086 → bus master

DMA - peripheral

maximum

bus master

$A_{D0}-A_{19}$

↓  
address, data & status


bus  
↓  
data ?  
address ?

ALE

$ALE = 1 \Rightarrow$  address

$ALE = 0 \Rightarrow$  data

$A_{D0}-A_{19} \& \overline{BHE}$




multiplexing

demultiplexing  
↗



① 8282  $\rightarrow$  Latch

② 8286  $\rightarrow$  trans receiver










AE=1

$\overline{\text{DEN}}$	$\text{DT} / \overline{\text{R}}$	Action
1	X	Transceiver is disabled
0	0	Receive data
0	1	Transmit data

buffer

tristate  $\rightarrow$  ~~0/1~~







Control signals

Read only  
write I/O

IOR  
IOW  
MEMR  
MEMW




	$M/\overline{IO}$	$\overline{RD}$	$\overline{WR}$
MEMR	1	0	1
MEMW	1	1	0
IOR	0	0	1
IOW	0	1	0




$G_1 = 1$   $G_{2A}$   $G_{2B}$   
1 0 0

00 → Invalid

$M/\overline{IO}$	$\overline{RD}$	$\overline{WR}$	Action
1	0	1	Memory Read
1	1	0	Memory Write
0	0	1	I/O Read
0	1	0	I/O Write




8088  
MHz  
↓  
33% duty cycle



time period

$$\text{duty cycle} = \frac{\text{high time}}{\text{total period}}$$






18 MHz

↓  
6 MHz

$\frac{1}{3}$

80% 3 pulses with random duty cycle




$\frac{1}{3}$

33% duty →

vector 1

vector 2



IVT table

ISR

vector 2

bus cycle / machine cycle

mby read  
mby write  
I/O read  
I/O write

mby or I/O

MEMR IOR  
MEMW IOW

Instruction cycle & machine cycle



↓  
One or more m/c cycle

{ Fetch  
Decode  
Execute

T-state

8086 MP

4 clock period




T<sub>1</sub> → processor give an address

T<sub>2</sub> → processor  $\overline{RD} = 0$

T<sub>3</sub> → data is coming

T<sub>4</sub> → shows that data

ALE = 1



## Minimum Mode Read Cycle

{M/ $\overline{IO}$  = 1 then Memory read; M/ $\overline{IO}$  = 0 then I/O Read}

T<sub>1</sub> T<sub>2</sub> T<sub>3</sub> T<sub>4</sub>

CLK

A<sub>16</sub>/S<sub>3</sub> - A<sub>19</sub>/S<sub>6</sub>,  
BHE/S<sub>7</sub>

AD<sub>15</sub> - AD<sub>0</sub>

ALE

M/ $\overline{IO}$

DT/ $\overline{R}$

$\overline{RD}$

$\overline{WR}$

$\overline{DEN}$

transceiver  
enabled

Ready → high wait data


1 clock  
pulse = 1

operating  
frequency

$\approx \frac{1}{6 \text{ MHz}}$

$\approx 167 \text{ nano seconds}$







Thank you