

CSC405 MICROPROCESSORS

FUNCTIONAL PIN DIAGRAM

PROF. POONAM M. PANGARKAR, ASSISTANT PROFESSOR, CSE-DATA SCIENCE, APST THANE


OBJECTIVE






Understand the functional pin diagram of 8086 microprocessor.





Common signals

Pins and Signals



AD₀-AD₁₅ (Bidirectional)

Address/Data bus

Low order address bus; these are multiplexed with data.


When AD lines are used to transmit memory address the symbol A is used instead of AD, for example A_0 - A_{15} .

When data are transmitted over AD lines the symbol D is used in place of AD, for example D_0 - D_7 , D_8 - D_{15} or D_0 - D_{15} .

A_{16}/S_3 , A_{17}/S_4 , A_{18}/S_5 , A_{19}/S_6


High order address bus. These are multiplexed with status signals

Pins and Signals



 A_{16}/S_3 , A_{17}/S_4 , A_{18}/S_5 , A_{19}/S_6

High order address bus. These are multiplexed with status signals



BHE (Active Low)/ S_7 (Output)

Bus High Enable/Status

It is used to enable data onto the most significant half of data bus, D_8 - D_{15} . 8-bit device connected to upper half of the data bus use BHE (Active Low) signal. It is multiplexed with status signal S_7 .

MN/ MX

MINIMUM / MAXIMUM


This pin signal indicates what mode the processor is to operate in.

RD (Read) (Active Low)

The signal is used for read operation.

It is an output signal.

It is active when low.



TEST

TEST input is tested by the 'WAIT' instruction.

8086 will enter a wait state after execution of the WAIT instruction and will resume execution only when the TEST is made low by an active hardware.


This is used to synchronize an external activity to the processor internal operation.

READY

This is the acknowledgement from the slow device or memory that they have completed the data transfer.

The signal made available by the devices is synchronized by the 8284A clock generator to provide ready input to the 8086.

The signal is active high?.



RESET (Input)

Causes the processor to immediately terminate its present activity.

The signal must be active HIGH for at least four clock cycles.

CLK

The clock input provides the basic timing for processor operation and bus control activity. Its an asymmetric square wave with 33% duty cycle.

INTR Interrupt Request

This is a triggered input. This is sampled during the last clock cycles of each instruction to determine the availability of the request. If any interrupt request is pending, the processor enters the interrupt acknowledge cycle.

This signal is active high and internally synchronized.

Min/ Max Pins

GND ← 1 40 ← V_{cc} $39 \longleftrightarrow AD_{15}$ $AD_{14} \longleftrightarrow 2$ $38 \longrightarrow AD_{16} / S_3$ $AD_{13} \longleftrightarrow 3$ $AD_{12} \longleftrightarrow 4$ $37 \longrightarrow AD_{17} / S_A$ $AD_{11} \longleftrightarrow 5$ $36 \longrightarrow AD_{18} / S_5$ $AD_{10} \longleftrightarrow 6$ $35 \longrightarrow AD_{10} / S_6$ $AD_{\circ} \longleftrightarrow 7$ $34 \longrightarrow \overline{BHE}/S_7$ 33 \leftarrow MN/ $\overline{\text{MX}}$ $AD_8 \longleftrightarrow 8$ $32 \longrightarrow \overline{RD}$ $AD_7 \longleftrightarrow 9$ $AD_6 \longleftrightarrow 10$ 8086 31 \longleftrightarrow HOLD $AD_5 \longleftrightarrow 11$ $30 \longleftrightarrow HLDA$ $29 \longrightarrow \overline{WR}$ $AD_{\star} \longleftrightarrow 12$ $AD_3 \longleftrightarrow 13$ $AD_2 \longleftrightarrow 14$ $27 \longmapsto DT/\bar{R}$ $26 \longrightarrow \overline{DEN}$ $AD_1 \longleftrightarrow 15$ $AD_0 \longleftrightarrow 16$ $25 \longrightarrow ALE$ 24 → INTA < $NMI \longleftrightarrow 17$ $NTR \longrightarrow 18$ 23 ← TEST $CLK \longrightarrow 19$ 22 ← READY $GND \leftarrow 20$ 21 ← RESET


The 8086 microprocessor can work in two modes of operations: Minimum mode and Maximum mode.

In the <u>minimum mode</u> of operation the microprocessor <u>do not</u> associate with any co-processors and can not be used for multiprocessor systems.

In the <u>maximum mode</u> the 8086 <u>can work</u> in multi-processor or co-processor configuration.

Minimum or maximum mode operations are decided by the pin MN/ MX(Active low).

When this pin is <u>high</u> 8086 operates in <u>minimum mode</u> otherwise it operates in Maximum mode.




Minimum mode signals

Pins 24 -31

For minimum mode operation, the MN/ MX is tied to VCC (logic high)

8086 itself generates all the bus control signals

DT/RL (Data Transmit/ Receive) Output signal from the pr ocessor to control the direction of data flow through h the data transceivers **DEN** (Data Enable) Output signal from the processor use d as out put enable for the transceivers **ALE** (Address Latch Enable) Used to demultiplex the add ress and data lines using external latches **M**/<u>IO</u> Used to differentiate memory access and I/O access. For memory reference instructions, it is high. For IN and OUT instructions, it is low. WR Write control signal; asserted low Whenever proces sor writes data to memory or I/O port



INTA

n this line.

(Interrupt Acknowledge) When the interrupt reque st is accepted by the processor, the output is low o

Pins 24 -31

For minimum mode operation, the MN/ MX is tied to VCC (logic high)


8086 itself generates all the bus control signals

HOLD Input signal to the processor form the bus masters as a request to grant the control of the bus.

Usually used by the DMA controller to get the control of the bus.


HLDA (Hold Acknowledge) Acknowledge signal by the processor to the bus master requesting the control of the bus through HOLD.

The acknowledge is asserted high, when the proces sor accepts HOLD.



During maximum mode operation, the MN/ \overline{MX} is grounded (logic low)

Pins 24 -31 are reassigned




 $\overline{S_0}$, $\overline{S_1}$, $\overline{S_2}$ Status signals; used by the 8086 bus controller to g enerate bus timing and control signals. These are d ecoded as shown.

Status Signal			Machine Cyale	
\overline{S}_2	$\overline{\mathbf{S}}_1$	\overline{S}_0	Machine Cycle	
0	0	0,	Interrupt acknowledge	
0	0	1	Read I/O port	
0	1	0	Write I/O port	
0	1	1	Halt	
1	0	0	Code access	
1	0.	1.	Read memory	
1	1	0	Write memory	
1	1	1	Passive/Inactive	

During maximum mode operation, the MN/ \overline{MX} is grounded (logic low)

Pins 24 -31 are reassigned



 $\overline{QS_0}$, $\overline{QS_1}$

(Queue Status) The processor provides the status of queue in these lines.


The queue status can be used by external device to track the internal status of the queue in 8086.

The output on QS_0 and QS_1 can be interpreted as shown in the table.

Queue status			
QS_1	QS ₀	Queue operation	
0	0	No operation	
0	1	First byte of an opcode from queue	
1	0	Empty the queue	
1	1	Subsequent byte from queue	

During maximum mode operation, the MN/ \overline{MX} is grounded (logic low)

Pins 24 -31 are reassigned



 $\overline{RQ}/\overline{GT_0}$ $\overline{RQ}/\overline{GT_1}$

(Bus Request/ Bus Grant) These requests are used by other local bus masters to force the processor to release the local bus at the end of the processor's c urrent bus cycle.

These pins are bidirectional.

The request on GT₀ will have higher priority than GT₁

An output signal activated by the LOCK prefix instru ction.

Remains active until the completion of the instructi on prefixed by LOCK.

The 8086 output low on the LOCK pin while executing an instruction prefixed by LOCK to prevent other bus masters from gaining control of the system bus.

