



MICROPROCESSORS


8086 Architecture and memory segmentation

PROF POONAM PANGARKAR, ASSISTANT PROFESSOR , CSE-DATA SCIENCE ,APST THANE

Pipelining and parallel processor



An **instruction pipeline** is a technique used in the design of microprocessors to increase the number of instructions that can be executed in a unit of time. Pipeline technique is used in advanced microprocessors where the microprocessor begins operation on next instruction before it has completed operation on the previous. That is, several instructions are simultaneously in the *pipeline* at a different stage of processing.

The pipeline is divided into different Stages and each Stage can perform its particular operation simultaneously with the other stages. When a stage completes an operation, it passes the result to the next stage in the pipeline and fetches the next operation from the preceding stage. The final results of each instruction emerge at the end of the pipeline in rapid succession. Since all units perform operation concurrently on different instructions, it is known as parallel processor.



Source: <http://www.ece.arizona.edu/~ece462/Lec03-pipe/>

5 stage $\frac{PI}{}$ pipeline



branch instruction

1)
2)
3) — if (true) line 10
default ~~4)~~
;
;
10)

Pipelining and parallel processor

Pipelining of 8086

INSTRUCTION NO.	EXECUTION PHASES							
1	Fetch-1	Decode-1	Execute-1					
2		Fetch-2	Decode-2	Execute-2				
3			Fetch-3	Decode-3	Execute-3			
4				Fetch-4	Decode-4	Execute-4		
5					Fetch-5	Decode-5	Execute-5	
6						Fetch-6	Decode-6	Execute-6
Machine cycle	1	2	3	4	5	6	7	8

3 stage
Fetch
decode
execute

network
PY → 80.

4 pipe
20 stages

Superscalar
pipelining

↓
2 pipes

↓
5 stages

↓
10 instructions


Non-Pipelining Process of 8085

	Instruction-1			Instruction 2			Instruction-3		
	Fetch-1	Decode-1	Execute-1	Fetch-2	Decode-2	Execute-2	Fetch-3	Decode-3	Execute-3
M. cycle	1	2	3	4	5	6	7	8	9

Architecture of 8086

- The architecture of 8086 provides a number of improvements over 8085 architecture. It supports a 16-bit ALU, a set of 16-bit registers and provides segmented memory addressing capability, a rich instruction set, powerful interrupt structure, fetched instruction queue for overlapped fetching and execution.
- The complete architecture of 8086 can be logically divided into two units a) Bus Interface Unit (BIU) and (b) Execution Unit (EU).
- Both units operate asynchronously to provide the 8086 to overlap instruction fetch and execution operation, which is called as parallel processing. This results in efficient use of the system bus and enhance system performance.

Architecture of 8086



physical address calculation

20 bits
 $PA = \text{Segment} \times 10H + \text{offset address}$

$PA = SA \times 10H + OA$
 ↓
 memory segmentation

segment registers
 base registers

AX
 BX
 CX
 DX
 } 16 bit
 offset registers

prefetch

seg 3 specia
 off 3 specia
 purpose

1234
 ↓ ↓
 AH AL

ADD same dest
 AL, BL

04H 05H
 AL ← AL + BL

ADD AL, BL

Memory Segmentations

Code | Data | Stack


↓ Data ↑

100 2bf
102
104
;

20 bits

bytes
1 byte = 8 bits

16 bits
3 mly
16 bits
1/2 byte



8085 → 8 bits
16 bit

8086 → 16 bit
20 bit

Virtual mly

16 bits

$$PA = SA \times 10H + OA$$

$$20 \text{ bits} = 1234 \times 10 + 0005$$

$$= 12345$$

$$SA + OA$$

$$PA = 1234 \times 10 + 0005$$


20 bits

16 bits

$$\begin{array}{cccc}
 1 & 2 & 3 & 4 \\
 \hline
 0001 & 0010 & 0011 & 0100
 \end{array}
 \times \underset{\substack{\downarrow \\ 10H}}{10H} + \overset{0A}{\text{offset}}$$

$\underbrace{\hspace{10em}}_{SA} \quad \underbrace{\hspace{2em}}_{0000} \quad + \quad \underbrace{\hspace{2em}}_{0005} \quad 0000 \quad 0000 \quad 0000 \quad 0101$

12345
Max \rightarrow 64 KB
Minimum \rightarrow 10 H






1MB 16 segments

$$PA = SA \times 10H + 0A$$

12340 23750
12345

1
2
3
4
5
6
7
8
9
A
B
C
D
E
F
 10

$$PA = SA \times 10_H + OA$$




12340

12340
12350

12340
12341
42
43
...
49
4A
4B
4C
4D
4E

minimum size
10H or 16 bytes

12345




1234H X 10H + 00005H
16 bit

0001 0010 0011 0100 X 10H

10H = 16 bytes

0001	0010	0011	0100	0000 +
	0000	0000	0000	0101
0001	0010	0011	0100	0101
1	2	3	4	5



If CS =


3000

$$PA = 3000 \times 10_H + \underline{0000_H}$$

$$= \underline{30000}$$

$$PA = \text{Seg} \times 10_H + \text{offset address}$$


AH
AL



AX


0000 0010 0011 0100

little endian
rule



The size of the prefetch queue is 6 bytes of the program

8086
16 bits or 2 bytes
1 byte = 8 bits
2 bytes are empty



refilled?

1 byte
2 byte
3 bytes
...



1	_____
2	_____
3	_____
4	_____
5	_____
6	_____
7	_____
10	_____

opcode operand

MOV AL, BL

MOV AL 25H
↑

MOV AX 2000H
↑

↓
ADD BL, AL
↑