


A.P. SHAH INSTITUTE OF TECHNOLOGY

Department of Computer Science and Engineering
Data Science

Academic Year: 2022-23 Semester: IV

Class/Branch: SE Subject: Microprocessor





A.P. SHAH INSTITUTE OF TECHNOLOGY

Department of Computer Science and Engineering
Data Science

Academic Year: 2022-23

Semester: IV

Class/Branch: SE

Subject: Microprocessor

It is the only bit of cro which is available in Real Mode

MP, EM: Related to coprocessor (Hosting point) operation.

MP: Math Coproressor present

This bit is made " " to indicate that a math coprocessor like

80287 or 80387 is present

If MP = 0, EM bit is checked.

EM: Emulate Coprocessor.

This bit is made a "I" in the absence of a Math Co-Processor so that a thouting point instruction is encountered, then it will be executed by an onchip emulator.

Emulation means one processor behaving like another. So 80386 will do the instruction.

Note: out of EM bit and MP bit, only one of them must be

MP = 1 4 EM = 1 is not sensible as there is a coprocessor and there is no need for 80386 to emulate

MP = 0 & EM = 0 < will cause an essor.



A.P. SHAH INSTITUTE OF TECHNOLOGY

Department of Computer Science and Engineering Data Science

Academic Year: 2022-23 Semester: IV

Class/Branch: SE Subject: Microprocessor

This bit is made a "I" to indicate if a task switch is performed.

80386 MP implements multitasting and thus it switches blow various tasks, giving the programmer the impression that all tasks are surring concurrently.

ET: Entension Type

This bit is used to indicate the type of Math Co-Processor used with 80386.

This bit is checked only when MP=1

IF ET = 1, 80387 Math Co-Processor is used

ET = 0, 80287 Math Co-processor is used

80386 can work with both 80387 and 80287

This bit is made "I" to enable Paging mode.

This bit is made "I" to enable Paging mode.

80286 UP implements Vistual Memory wing the techniques of segmentation and paging. Though segmentation is compulsory paging is optional and is enabled using the Pu bit of CRO.

Control Registers 1: Not Used (Reserved by Intel)
Control Registers 2 and 3: Used only for Paging



A.P. SHAH INSTITUTE OF TECHNOLOGY

Department of Computer Science and Engineering Data Science

Academic Year: 2022-23 Semester: IV

Class/Branch: SE Subject: Microprocessor

Segment translation translates virtual Address into Linear Address Paging translates the linear address to a physical address and this is possible only when the desired page is present in the physical memory.

A page fault is said to occur when the desired page is not present in the physical memory. So the physical address not present in the physical memory. So the physical address

So the last linear address that caused a page fault is stored in CR2.

CR3: (Page Directory Base Register - PDBR)

winds paging, there are I million pages. Entires for these pages are stored in IX page tables. Information about the IX page tables is stored inside the page directory.

The starting address of the page directory is given by Page Directory Base Register.

Note: - PDBR is only 20 bits. It just gives the upper 20 bits of the starting address of the page directory. That's because the page directory is of 4 KB and is stored at 4 KB aligned location, so the last 12 bits of the starting address are assumed to be "O".