



CSC405 MICROPROCESSORS

8259 Programmable Interrupt Controller

OBJECTIVE

“



To understand 8259 Block Diagram and Interfacing in Single Mode – Programmable Interrupt Controller.



”

8259 - PIC

→ accepting interrupts -


8086

- ① Non Maskable Interrupt
- ② Interrupt INTR


INTA

2 pins

2 interrupts




mly
8086 8255 - PPI
8257 - DMA C
8259 - PIC




spec
scan
keyboard
mu
pm


8259 -
8 request
IR0
.
IR7

8 int





service



INTA
2 pulses

8259

Interrupts
Priority
Masking
Trigger
Vector


Priority

8259

IR0 ←

8259


IR7




8259

commands

Masking



Triggering



8259

Vector no

8059

IR0 →


40H

41H

42H

43H

IR7






priority ← no problem

IR0 } ✓
IRn }


trigger ← no problem

marking ← unmasked

vector ← problem




Cascading



8259

INTA 2 pulses
8259 data bus

INTR of 8086
8259



8086
IORD
IOWR
8259


Slave Program
master enable

cascading


IRR

8 bit register
↓
8 requests


Who has requested?



IMR
8 bit register
masked




In-service Register - who is in service?



IRR → reliability

Served?

Priority Resolver



IR0
IR1

IR3
IR4

IR0

suspend


higher

In SR \rightarrow 7th bit - 1

IMR \rightarrow 3rd bit - 1

IRR \rightarrow \checkmark IR_3 & IR_5
4 higher priority


IMR



IR5 \checkmark but




5 higher priority



8259 → PIC

NMI
INTR



1-8

$$8 \times 8 = \underline{\underline{64}}$$







INSR → ~~4~~th bit is a 1

IMR → ~~4~~th bit is a 1

IRA → IR₃ & IR₅

Priority Resolver



IR ←

2 level

IR₃

IR₅

IR

IR₂ ✓

INSR



EOI command


IR₃ ←

ACK ⇒

INTA

8259
↓
forward

8259






cascading



vector

\overline{INTA}
 \overline{INTA}

~~slave 8259~~



8 devices
8 ISR



SP/EN

SP/EN



SP/EN


SP/EN

- ① initialize 8259
↓
vector no
- ② →
- ③ master → lines - slaves
- ④ slave → identification

\overline{INTA} → asking for vector
vector no
 \overline{INTA}

Interfacing of 8259 with 8086 in max min






I/O Map of 8259 at 80H

	A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀	
ICW1	1	0	0	0	0	0	0	0	80H
ICW2	1	0	0	0	0	0	1	0	82H

Chip Selection: A₇-A₄ (ICW1), A₇-A₄ (ICW2)
 Internal Selection: A₃-A₀ (ICW1), A₃-A₀ (ICW2)
 Bank Selection: A₃-A₀ (ICW1), A₃-A₀ (ICW2)





Thank you