

#### A.P. SHAH INSTITUTE OF TECHNOLOGY


Department of Computer Science and Engineering Data Science

Academic Year: 2022-23 Semester: IV

Class/Branch: SE Subject: MP

Subject: Microprocessor Semester: IV

### P5 Micro architecture/Superscalar Architecture





#### A.P. SHAH INSTITUTE OF TECHNOLOGY

Department of Computer Science and Engineering Data Science

Academic Year: 2022-23

Class/Branch: SE

Semester: IV

Subject: MP

To understand any processor architecture, trace the path of Petch, Decode & Execute.

Integer Pipeline

1) Fetch (1st stage of pipelining)

Where are the instructions fetched from?

Normally, instructions are stored and fetched from my But in Pentrum recently used instructions are stored inside the processor in an LI cache.

Sno of hi cache = 8 kB

8 KB = 8000 Bytes of most recently used instructions & 8000 Bytes of most recently used data is present inside the processor itself

What are the odds of fetching an instruction ( ) out of last 8000 used bytes ) 9 very High

Principle of temporal locality -> You tend to access locations of the my which you have accessed more recently as compared to the ones which you have not accessed since a long time



#### A.P. SHAH INSTITUTE OF TECHNOLOGY

Department of Computer Science and Engineering Data Science

Academic Year: 2022-23

Semester: IV

Class/Branch: SE

Subject: MP

So the first attempt to fetch an instruction will be from Ll code cache If it is found in cache (Cache hit 7495%). It is taken from cache

If it is not found in the cache ( Cache Miss), a request will be made to the bus interface unit to get the instruction from the external memory.

If the instruction is fetched from the enternal only, then it is first stored in the cache, so that for the next attempt it can be accessed from the cache itself.

From code cache, instruction is fetched into the Prefetch Queue.

Size of the prefetch queue = 32 bytes.

8086 - Engagest instruction > 6 bytes : Preletch Queue > 6 Bytes
Pentium > Manimum size of an instruction -> 15 Bytes

In Pertrum, there are 2 prefetch queues of 32 bytes

Note: - Only one of the 2 queues are active at a time. So that single queue has to feed 2 pipes. So it should be able to hold & full instructions at any given point of time. Since the biggest instruction is 15 bytes, the queue should be atleast 30 bytes.

Heavest power of 2 => 32 bytes



#### A.P. SHAH INSTITUTE OF TECHNOLOGY

Department of Computer Science and Engineering
Data Science

Academic Year: 2022-23

Semester: IV

Class/Branch: SE

Subject: MP

No of cycles agained to fetch 30 bytes & 32 bytes are same. So it queue is 32 bytes /it is possible that we may fetch 2 extra (1 byte instructions) instructions.

from LI cache, instructions come into the prefetch queue using 256 bits bus.

256 = 32 bytes

So even if the whole queue has to be flushed (in case of branching) and refilled, then it can be refilled in I cycle (I t-state).

Here comes the advantage of having an on-chip cache. If this cache was outside the ohip, there is no way we could have made a 25% bit but because external buses could have made a 25% bit but because external buses are physical lines. A 25% bit but heavy needs 25 cm are physical lines. A 25% bit but heavy needs 25 cm are physical lines. A 25% bit but heavy needs 25 cm are physical lines. A 25% bit but heavy needs 25 cm.

Inside the processor, everything is nicroscopic. We can even make a loop bit bus in nanometers space

Decode ( (Second Stage of pipelining)
From prefetch queue, instruction will go to the instruction decode a instructions can be decoded in one cycle while a instructions are getting ofecoded, 2 or more instructions are felched in the queue.



## A.P. SHAH INSTITUTE OF TECHNOLOGY

Department of Computer Science and Engineering
Data Science

Academic Year: 2022-23

Semester: IV

Class/Branch: SE

Subject: MP

Instructions in Pentium are categorised as Complex instructions
Simple > MOU ADD, SUB, INC, DEC, AND, OR, XOR
Complex -> MUL, DIV, String instructions etc.
The instruction decoder is made using Handwied method
The instruction decoder is made using Handwised method  U-coded Rom is made using Micro Program Method
Note - a lyper of control units - Houdwired a Microprogrammed    Fast   Slower    - Good for simple   Good for complex    - instructions   Instructions     Instructions     Instructions   Instructions   Instructions     Instructions   Instructions   Instructions     Instructions   Instructions   Instructions     Instructions   Instructions   Instructions   Instructions     Instructions   Instructions   Instructions   Instructions     Instructions   Instructions
- Good for simple - Good for instructions complex
As simple instructions one directly decoded by hardwired decoder and will be pained to control unit and to upper and v-pipe for the further stages:
-> Complex instruction will go to the M-coded Rom brom where it will go either to in-pipe or V-pipe
3 Dewde 2   Physical Addrew Translation (3rd stage of pipeling
Instructions will go in V-pipe and V-pipe for physical address generation of the operands (data).
Alde - Physical address will not be sent on the bus to get the date from enternal my. Curve are those days!  Thus data will be fetched from I data cache.



#### A.P. SHAH INSTITUTE OF TECHNOLOGY

Department of Computer Science and Engineering Data Science

Academic Year: 2022-23

Semester: IV

Class/Branch: SE Subject: MP eache, data will be released for U-pipe and V-pipe through the (32 bit + 32 bit) 64 bit data bus @ Execute (4th stage of pipelining For ALU to do execution, it needs operands. Those operands can either come from memory (data cache) or from UPRs Note - In a 2 operand instruction, operands can be -> Reg , Reg -> Reg , Mem - Mem, Mem Since there can never be a mly operands in an instruction requirement of data will be only 32 bits for one pipe Bound Shifter - O pipe has a bound shifter V pipe does not have a shifter Means Upipe can do operations which need shifter like Rolate & Shift, Mul, Div etc 3) Store/Write Back (5th stage of pipelining) Result of instructions are always stored in registers 18. Source -> Memory operand or Register

Destination -> Registers always.



#### A.P. SHAH INSTITUTE OF TECHNOLOGY

Department of Computer Science and Engineering Data Science

Academic Year: 2022-23

Class/Branch: SE

Semester: IV

Subject: MP

* After the	hist	5 T-states are over	, 10	every	T-state,	a)
instructions	will	get completed			Total	

			7.3			
T, ci pipe	PF	DI	02	EX	ST	III 4- completed in T5
Iz v pipe	PF	DI	D 2	$\epsilon$	ST	225 completed in Ts
Bu pipe				-		
In v pipe		PF	01	02	EX	ST 3 completed in To
Touppe			PF	DI	D2	Ex ST7 consold lite
I v pipe			PF	DI	02	Ex STy completed in Ta
			U. O. P. S. S.		Man and	

Pentium works at 100 MHz (66-99 MHz)
100 MHz = 100 Million T states per second
(clock pulses)

\* After the first 5 cycles, Pentium can finish 200 million instructions per second.

On case of simple instructions, they are decoded by hardwired decoder and are sent for execution in a pipe and a pipe. But complen instructions are decoded by u-code Rom.

\* 2 simple instructions can be decoded at a time. But only I complex instruction can be decoded at a time and sent to control unit.



#### A.P. SHAH INSTITUTE OF TECHNOLOGY

Department of Computer Science and Engineering Data Science

Academic Year: 2022-23

Semester: IV

Class/Branch: SE Subject: MP Control unit will dispatch the instruction to the a-pipe and v-pipe \* Instructions are not always given simultaneously to control unit. They are incled on the basis of Instruction Paining Rule ) or Instruction Issue Algorithm. ff unit / Floating Point Pipeline, At the decoding unit, it will come to know whether it is an integer instruction or floating point instruction 11011 Escape < is the prefin for any floating point instruction. So a floating point instruction will come to the FP unit +P unit has its own control unit FP registers are also different from integer registers Integer Register -> 32 bit (8, 16 bits) Hoating point Registers -> 32 bit, 64 bit, 80 bits There are 8 -> 80 bit registers in ff unit floating point unit has floating point ALUS. Registers will provide the operands to ALUS (Add-Sub, Mul, Ov unit) and the result will be stored in registers.

# A.P.

#### D CHAN INSTITUTE OF TECH

#### A.P. SHAH INSTITUTE OF TECHNOLOGY

Department of Computer Science and Engineering
Data Science

Academic Year: 2022-23

Class/Branch: SE

Semester: IV

Subject: MP

Again, the operands can come from mly also, but at a time only one mly operand is fetched.

But here, operand size is much bigger than 32 bits (80 bit man)

Bo both the buses 32 bit + 32 bit = 64 bit is used.

\* When a floating point instruction is going on an integer instruction cannot be executed, because at that time for instruction uses all 64 bit of buses.

So if there are is integer units, I For unit

Simultaneously,

a Integer instruction ? -> YES

I Integer , I FP ? -> NO

a FP instruction ? -> NO

floating point stages

Stage

Description

Pujetch

Devode 1

Decode 2

Identical to integer prefetch

Identical to integer or stage

Identical to Integer D2 stage



#### A.P. SHAH INSTITUTE OF TECHNOLOGY

Department of Computer Science and Engineering Data Science

Academic Year: 2022-23

Class/Branch: SE

Semester: IV

Subject: MP

Execution stage

Register read, my read or my write performed as required by the intruction to access an operand.

FP Execution 1 stage

Information from regester or only is written into a FP regester. Data is converted to a FP format before being loaded into the FP unit.

FP Execution 2 stage

Floating point operation is performed within

Write FP result

FP results are rounded and the result is written to the target FP register.

Error Reporting

If an error is detected, can war reporting stag is entered where the error is reported and FP wint status word is updated.



#### A.P. SHAH INSTITUTE OF TECHNOLOGY

Department of Computer Science and Engineering
Data Science

Academic Year: 2022-23

Class/Branch: SE

Semester: IV

Subject: MP

DEMICALLY IT
Branch Target Briffer (BTB)
Pipeline fails in case of branching. So all the instructions
which are there in the queue have to be thished.
Pipeline fails in case of branching. So all the instructions which are there in the queue have to be flushed. The solution is to find in advance where there is a jump.
When do you come to know that it is a jump?
When do you come to know that it is a jump?  — In devoding stage.
location 1 JMP 2000 In the decoding stage you come to know that it is a JMP. So
give a signal to protestcher to discard all the instructions and
Here the penality is only in the prefetch queue and to fill the whole queue you need only one cycle which is negligible penality Here Imp 200 is an unordification jump
Jump Jump > branch  2000 > conditional jump > branch  prediction algorithm.
location 1 JC 2000
2000

#### A.P. SHAH INSTITUTE OF TECHNOLOGY

Department of Computer Science and Engineering
Data Science

Academic Year: 2022-23 Class/Branch: SE

Semester: IV

Subject: MP

0+24 CLASSIBACK DIA 1921/04/1923/E SERVICE SER	
when you are decoding to 2000, in the prefetch queue, that are instructions from location 2,3.	Here
JC 2000 - 9 will jump to 2000 only if there is a	carry.
So you need to prefetch.	
So here the decoder has to make a prediction (95)	/ succes
So here the authoris	ati /
Programs tend to expeat their behaviour ie, if the time this instruction caused a jump, most litely it jump this time also.	previous
jump this time also.	
Consider a loop with 100 iterations	
previous time = 99 Jump  count = 98 Jump  count = 97 Jump	
and " count = 98 jump	
previous time count = 97 jump	
product that	
it will jump but therefore _ count = 0 no jump	
so only one (the last one) wrong prediction occurs too predictions.	out of
In modern computing, everything in scale of MB, CIB So one wrong prediction out & million ones doesn't	, TB etc. Fratter



#### A.P. SHAH INSTITUTE OF TECHNOLOGY

Department of Computer Science and Engineering
Data Science

Academic Year: 2022-23

Class/Branch: SE

Semester: IV

Subject: MP

So the history of previous predictions is maintained in a data structure called Branch Target Buffer BTB has a history of last 256 jump instructions encountered by the program. So when processor sees To 2000, it will go to seek history and compare this entry in the BTB. BTB will tell whether the branch was taken or not taten previously. So accordingly, next instruction is fetched in the prefetch queue. On the previous eg. if location I was Ic 2000, we had a options, fetch the instruction from location 2 onwards or from location 2000 enwards. Instructions from location & are already prefetched. So now, if it is predicted that there will be a jump, instructions from location a will have to be discarded and the queue will have to be setilled with instructions from location 2000 onwards



#### A.P. SHAH INSTITUTE OF TECHNOLOGY

Department of Computer Science and Engineering Data Science

Academic Year: 2022-23

Semester: IV

Class/Branch: SE

Subject: MP

Now, during the execution of location I, it you come to know that the branch was not actually taken, then the instructions from 2000 onwards will have to semoved from the prefetch queue and again instructions from location 2 onwards will have to be put in the queue, which was actually there in the queue earlier but was removed because of the prediction that branch will happen.

That is why, there are & prefetch queues. Only one queue is active at a time.

So the original queue is the queue which contains instruction 2 onwards.

2 pudictions are possible: Branch taken.

Branch not taken.

If the prediction is branch will not be taken, we continue with the original queue.

If the prediction is branch will be taken, then instructions from location 2000 is required, then we don't distrib the original queue. We just activate the new queue, put instructions 2000 onwards in that queue and make it the active queue.



PROSPANATH CHARLANTE BIOST

#### A.P. SHAH INSTITUTE OF TECHNOLOGY

Department of Computer Science and Engineering
Data Science

Academic Year: 2022-23

Class/Branch: SE

Semester: IV

Subject: MP

Original queue then becomes the pairie queue. If during the execution, you come to know that the prediction is wrong. Then we have to discard whatever is close in the stages after decoding and that is the penality for wrong prediction. But atleast we don't have to fetch instructions again. We have to just switch back to the previous queue.

At enecution time, whether the prediction is night or wrong is the latest history of the instruction and this has to be updated in BTB.



#### A.P. SHAH INSTITUTE OF TECHNOLOGY

Department of Computer Science and Engineering Data Science

Academic Year: 2022-23 Semester: IV Instruction Issue Algorithm / Instruction Paining Algorithm Integer pipeline stages O Prefetch (PF) @ Decode 1 (DI) -> Instruction paining algorithm -> Branch Prediction. 3 Decode 2 (D2) -> Segment translation -> Page translation -> Protection (4) Execute (EX) O Write Back (WB) In the decoding phase It it is a sample instruction jet is decoded by hardwired decoder. it is a complex instruction, it is decoded by M-coded Rom. & simple instructions can be decoded together, not a complex instructions In the architecture, after the decode stage, the u and v pipeline separation begins. So after the decode stage, the u and v pipeline separation begins. So after the decode stage comes the decision whether a instructions is issued simultaneously to the u-pipe and v pipe or not.



#### A.P. SHAH INSTITUTE OF TECHNOLOGY

Department of Computer Science and Engineering **Data Science** 

Academic Year: 2022-23

Class/Branch: SE

Semester: IV

Subject: MP

For this, an algorithm called Instruction Issue Algorithm is wed.

Algorithm -

Consider II and Iz, how consecutive instructions

If all the following rules are true

- It is a simple instruction
- Iz is a simple instruction
- It is not a branch instruction
- Destination of II & Source of I2
- Destination of II + Destination of Iz

Then they can be paired.

Issue II to u-pipe, I2 to v-pipe

Else, Issue I, to u pipe.

Hold back Iz.

In the next cycle, pair I2 and I3. If it satisfies the rules otherwise pure Iz to u-pipe and hold 13 and so on.



#### A.P. SHAH INSTITUTE OF TECHNOLOGY

Department of Computer Science and Engineering Data Science

Academic Year: 2022-23 Semester: IV

Class/Branch: SE Subject: MP

Data dependency check -

II: ADD BLICE

I2 MOV DL, BL

Here Dest & I, = Source & Iz

So east pour them together

because Iz should execute once I, is executed.

It is updating the value of BL and if I lobe not execute first the old value of BL may get stored in DL.