PARSHVANATH CHARITABLE TRUST



A.P. SHAH INSTITUTE OF TECHNOLOGY

Department of Computer Science and Engineering
Data Science

Academic Year: 2022-23 Class/Branch: SE

Semester: IV Subject: MP

80386

Features:

1 8086 is a 32 bit processor.

(8086 - 16 bit UP)

10 80386 has 32 bit ALU 10 32 bit operations can be performed in one cycle ? eg. Add 2 32 bit numbers? (8086 - 116 bit ALU)

(8086 - 16 Dic 1120)

3 80386 has 32 bit data bus. It can transfer 32 bit data in one cycle.

32 bit data is shored in 4 locations. To read these 4 consecutive locations in one cycle, they cannot be in

one chip. They will be spread across in 4 chips. So there are 4 memory banks.

(8086 - 16 bit data in one cycle ie 16 bit data bus and 2 mly banks).

(2) 80386 has 32 bit address bus. It can access 232 = 4 GB memory

8086-20 bit address bus 200 = 1 MB memory.

(5) 80386 can operate on 16,20,25,33 MHz Frequency. The higher the clock frequency, the more expensive the version is. (8088 - 6 MHz)



Department of Computer Science and Engineering
Data Science

Academic Year: 2022-23 Class/Branch: SE

Semester: IV Subject: MP

6 80386 was released in a remions

SX (Single Execution Speed)

Released with a 16 bil clota bus.
Due to 16 bit data bus, execution
speed is lower Hence the name
SX.

Released for those who wanted to upgrade an 8086 processor. Since 8086 has 16 bit data bus, 80386 SX is compatible.

16 bit transfer requires 4 memory banks.

Has 4 bank enable signals: BE3, BE2, BE, , BE0.

2 bytes are fotched once in the pipelining queue.

Data bus is only of 162 bits. BSIb signal is not useful.

Used for low cost mly and I/o system design.

SX and DX.

DX (Double Execution Speed)

Released with a 32 bit data bus

Due to 32 bit data bus, the
enecution spead is higher tence
the name DX.

Released too the new customers.

32 bit toansfer requires 4 memory banks.

Has 2 bank enable signals BHE and BLE.

4 bytes are fetched once in the pipelining queue.

Has dynamic data bus
sizing of 16 bit and 32
bit databus using B96
Signal.
Used for high performance

PARSHVANATH CHARITABLE TRUST



A.P. SHAH INSTITUTE OF TECHNOLOGY

Department of Computer Science and Engineering
Data Science

Academic Year: 2022-23 Semester: IV Class/Branch: SE Subject: MP

(2) 80386 has 3 stage pipelining (8086-2 stage pipelining)

+ Feth
- Devode
- Execute

- 8 80386 can access 64 TB of vistual memory. Vistual memories are implemented using secondary storage devices like hard disks.
- 1 80386 implements virtual mly through segmentation and paging (address translation)
- 10 80386 has a protected model for accessing both my and Ilo. 10, the programmes is not allowed to give mly addrew. It was 4 priviledge levels 0,1,2 and 3 tighest howest.

If a file is stored at PLO, then only the programs which are stored at PLO can access that file.

PLI can be accessed by PLO and PLI.
PL3 can be accessed by all.


Today when you click on a file, os checks your priviledge level and the files' priviledge level and only if it is valid it paces the address to your program and the file open:

Department of Computer Science and Engineering **Data Science**

Academic Year: 2022-23 Semester: IV Class/Branch: SE Subject: MP

(1) 80386 allows multitasting using timeshaving Here several tasks can eneate simultaneously by taking a small time slice of the UP, this gives higher sim performance.

12 I/O addrewing 80386 isses a 16 bit I/O address and hence can access up to 216 ie, 65536 I/o devices with address 0000h. FFFFh.



Department of Computer Science and Engineering
Data Science

Academic Year: 2022-23 Class/Branch: SE

Semester: IV Subject: MP

Bus Unit (Bus Interface Unit)

The bus unit is responsible for transferring data in and out of the UP.

It is connected to the external memory and I/o devices, using the system bus.

It gets requests from Befetch unit for fetching instructions and from enecution unit for transferring data.

If both requests occur simultaneously, preference is given to enecution unit

Prefetch unit
The prefetch unit fetches further instructions in advance to implement pipelining
The fetches the next 16 bytes of the program and stores it into the Prefetch Queue.

The refills the queue when at least 4 bytes are empty as 80386 has a 32 bit data bis.

During a branch the instructions in the queue are invalid and hence are descarded.

Department of Computer Science and Engineering **Data Science**

Academic Year: 2022-23 Semester: IV Class/Branch: SE Subject: MP

Decode Unit

80386 UP has a separate unit for decoding instructions called the Decode Unit.

It decodes the next three instructions and keeps them

ready in the Decode Queue During a branch, the instructions in the queue are invalid and hence are discarded.

Execution Unit

Execution unit peoposoms the main tast of executing instructions

Normally, execution requires anthmetic or logic operations

performed by a 32 bit ALU It also has deducated circuits for 32 bit multiplication and

division

A 64 bit bassel shifter is also provided for faster shifts during multiplication and division.

Operands for the ALU can either be provided in the instruction or can be taken from mly or could be taken from the 32 bit registers like EAX, EBX etc.

Additionally, there is a 32 bit flag register (EFLAGS) giving the status of the current result.

PARSHVANATH CHARITABLE TRUS

A.P. SHAH INSTITUTE OF TECHNOLOGY

Department of Computer Science and Engineering
Data Science

Academic Year: 2022-23 Class/Branch: SE Semester: IV Subject: MP

Memory Unit:

The memory unit converts Virtual Address (Logical address) to Physical Address.

20386 UP implements 64 TB & Vistual Memory wing Segmentation and Paging Hence the memory unit is sub-divided into Segmentation Unit and Paging Unit.

Segmentation is compulsory, while Paging is optional.

The Segmentation Unit converts the Logical Address into a Linear Address.

The Paging Unit converts the Linear Address into a physical Address.

If paging is not used, then the hineau Address itself is the Physical Address.