



Department of Computer Science and Engineering Data Science

Academic Year: 2022-23 Semester: IV

Class/Branch: SE Subject: Microprocesso

Operating Modes of 80386

80386 can operate in 3 modes

- 1. Real Mode
- 2 Porfected Mode
- 3. Vistual 8086 Mode

Real Mode:

It is the default mode selected when 80386 is reset . In this mode 80386 her simply behaves as a fast 8086 machine (fast because its operating frequency is higher than 8086)

All the regulers are just like 8086. Even the mly used is only IMB, just like 8086.

Physical address calculation is also lite in 8086:

PA = BA × 10H+ Offset Address

This mode is basically used to run the BIOS on reset.

1e, 80386 starts in real mode and it weaters the environment for protected mode ie, it initializes all the registers and tables like up, 107, 755, page table etc so that the protected mode can work.

Once the required registers are initialized, we can switch to Protected Mode by making the Protection Enable (PE bit)=1



Department of Computer Science and Engineering **Data Science**

Academic Year: 2022-23 Semester: IV

Class/Branch: SE Subject: Microprocesso

Note: - We can't kwitch back to real mode from protected made But we can go to virtual 8086 made by making, un bit in flag register a 1. Here 8086 programs can be eun and by making VM=0, we can go back to protected mode.

Real Mode

fast 8088 used to set up the environment

Protected Mode VM, Seg, Paging, Multi tastro VM = 1 VM = 0

V80 Made to sun 8086 programs.

Protected Mode

In protected made, 80386 UP grovides dedicated hardware to prevent uses programs from affecting other uses programs and also sajeguards the Os from being affected by

There are 4 priviledge levels assigned to programs and data

to define their priviledges

Level o : Most pruledged - OS Kernel

Level 1: 2nd most priviledged - S/m Services

such as File Handling, Device Drivers etc.

Level 3: 3rd most proviledged - Custom

Level 4: Entensions of 0s

Prof.Ramya.R.B: Least Proviledged - User applications & programs. Dept. of Computer Engineering



Department of Computer Science and Engineering **Data Science**

Academic Year: 2022-23 Semester: IV

Class/Branch: SE Subject: Microprocesso

Note: - Any program at Level O can access all the data at any priviledge level, whereas a data at this priviledge level can be accessed by a program at priviledge level o only

re, Any program at a particular level can access the data at any priviledge level which is lower than it (numerically higher), whereas a date at this priviledge level can only be accessed by a program at a higher priviledge level.

- can access PLO - PLO, PLI, PLZ, PL3

PLI - PLI, PLZ, PL3

PL2 - PL2, PL3

PLI - PLI

can access can access

can access

Real Mode

Segment Registers: 6, 16 bit segment registers CS, SS, DS, ES, FS and US segment Registers que base address of respective segments

Protected Mode

Segment Registers: 6, 16 bit segment registers Segment Registers do not directly give segment base addrew . Instead they gree a "selector" which is an inden in the UDT LOT from which the descriptor is loaded. It is the descriptor which gives the base address of the segment.

PARSHVANATH CHARITABLE TRUST'S



A.P. SHAH INSTITUTE OF TECHNOLOGY

Department of Computer Science and Engineering
Data Science

Academic Year: 2022-23 Semester: IV

Class/Branch: SE Subject: Microprocesso

Offset Registers

5, 16 bit offset registers containing offset addresses for various segments (IP, SP, BP, SI and DI)

Cleneral Purpose Registers

Can also be used as 8,8 bit registers AL, AH, BL, BH, CL, CH, DL and DH

flag Register

Only the lower 12-bots of the flag register are used in Real Mode.

Control Registers
Only LSB of CRO is available in Real
Mode.

Debug and Test Registers Not available in Real Mode.

16 bit operations Default mode after Reset Offset Registers:

(EIP, ESP, EBP, ESI and EDI)
They give 32 bit offset addresses

General Pumpose Registers

4 32 bit UPRS (EAX, EBX, ECX and EOX)

Flag Register.

80386 has a 32 bit flag
register called EFIAGS wed
in protected mode

All 4 Control Registers available CRO, CRI, CR2 and CR3

Debug and Test Registers

Available only in protected mode.

32 bit operations Botected mode ent

Protected mode entered by making LSB of CRO (PE=1)



Department of Computer Science and Engineering Data Science

Academic Year: 2022-23 Semester: IV

Class/Branch: SE Subject: Microprocesso

Memory Range:

Size of my available in real mode IS I MB and has address range from 00000 H. FFFFFH, just like in 8086.

16 bit offset . . Manimum 1520 g a segment is 64 KB

PA = Segment × 104+ Offset

No paging, protection and multitasting.

Ilo Range: A total of 64 K Ilo addresses are available having a large from 0000. FFFFH, just like in 8086.

Total physical memory $2^{32} = 4 \text{ UB}$.

32 bit offset : Maximum size of a segment is 44B.

Complex segmentation and paging mechanism.

Paging, Protection and Multitasking can be done.

64 K Ilo addresses available



PARSHVANATH CHARITABLE TRUST'S


A.P. SHAH INSTITUTE OF TECHNOLOGY

Department of Computer Science and Engineering Data Science


Academic Year: 2022-23 Semester: IV

Class/Branch: SE Subject: Microprocesso

Software/Register Model in Real Mode



Software/Register Model in Protected Mode





PARSHVANATH CHARITABLE TRUST'S

A.P. SHAH INSTITUTE OF TECHNOLOGY

Department of Computer Science and Engineering Data Science

Academic Year: 2022-23 Semester: IV

Class/Branch: SE Subject: Microprocesso