


High Performance Computing




Introduction

Parallel Computing Models

Shafaque Fatma Syed


**Assistant Professor - Dept. of Information Technology
A P Shah Institute of Technology, Mumbai**

Topics to be discussed



- **Flynn's Classification**
- **Feng's Classification**
- **Shore's Classification**
- **Handler's Classification**
- **SPMD Model**
- **Data Flow and Demand Driven Computation**

Architectural Classification schemes




- 1) Flynn's classification: based on terms of streams of data and instructions
- 2) Feng's Classification: based on the degree of parallelism
- 3) Shore's Classification : based on the terms of organization of constituent elements in the computer
- 4) Handler's Classification: based on the degree of parallelism and pipelining


Flynn's Classification:

- Michael J Flynn classified computers **on the basis of multiplicity of instruction stream and data streams** in a computer system.
- It gives how sequence of instructions or data will be executed upon a processor
- **Instruction stream**: is the sequence of instructions as executed by the machine.
- **Data Stream** is a sequence of data including input, or partial or temporary result, called by the instruction Stream
- Instructions are decoded by the control unit and then ctrl unit send the instructions to the processing units for execution.
- Data Stream flows between the processors and memory bi-directionally.

Flynn's Classification of Computers




Flynn's Classification scheme



Single-instruction, single-data (SISD) systems –

- An SISD computing system is a uniprocessor machine which is **capable of executing a single instruction, operating on a single data stream.**
- In SISD, machine instructions are processed in a sequential manner and computers adopting this model are popularly called **sequential computers.**
- Most conventional computers have SISD architecture. All the instructions and data to be processed have to be stored in **primary memory.**
- The speed of the processing element in the SISD model is limited(dependent) by the rate at which the **computer can transfer information internally.**
- Dominant representative SISD systems are IBM PC, workstations.



(a) SISD Uniprocessor Architecture

Captions:

CU - Control Unit ; PU – Processing Unit
MU – Memory Unit ; IS – Instruction Stream
DS – Data Stream



UNIVAC1



IBM 360



CRAY1




CDC 7600




PDP1



Dell Laptop





Flynn's Classification scheme



Single-instruction, multiple-data (SIMD) systems –


- An SIMD system is a multiprocessor machine capable of executing the **same instruction on all the CPUs but operating on different data streams.**
- Machines based on an SIMD model are well suited to scientific computing since they **involve lots of vector and matrix operations.**
- So that the information can be passed to all the processing elements (PEs) organized data elements of vectors can be divided into multiple sets (N-sets for N PE systems) and each PE can process one data set.
- Dominant representative SIMD systems is Cray's vector processing machine.




(b) SIMD Architecture (with Distributed Memory)

Captions:

CU - Control Unit ; PU - Processing Unit
 MU - Memory Unit ; IS - Instruction Stream
 DS - Data Stream ; PE - Processing Element
 LM - Local Memory




Flynn's Classification scheme




Multiple-instruction, single-data (MISD) systems –

- An MISD computing system is a multiprocessor machine **capable of executing different instructions on different PEs but all of them operating on the same dataset**.
- Example $Z = \sin(x) + \cos(x) + \tan(x)$
- The system performs different operations on the same data set. Machines built using the MISD model are not useful in most of the application, a few machines are built, but none of them are available commercially.




Captions:

CU - Control Unit	; PU - Processing Unit
MU - Memory Unit	; IS - Instruction Stream
DS - Data Stream	; PE - Processing Element
LM - Local Memory	




Flynn's Classification scheme



Multiple-instruction, multiple-data (MIMD) systems –


- An MIMD system is a multiprocessor machine which is **capable of executing multiple instructions on multiple data sets**.
- Each PE in the MIMD model has separate instruction and data streams; therefore machines built using this model are capable to any kind of application.
- Unlike SIMD and MISD machines, PEs in MIMD machines **work asynchronously**.
- MIMD machines are broadly categorized into **shared-memory MIMD** and **distributed-memory MIMD** based on the way PEs are coupled to the main memory.




(c) MIMD Architecture (with Shared Memory)

Captions:

CU - Control Unit	;	PU - Processing Unit
MU - Memory Unit	;	IS - Instruction Stream
DS - Data Stream	;	PE - Processing Element
LM - Local Memory		




Flynn's Classification scheme



Shared Memory MIMD:


- In the shared memory MIMD model (tightly coupled multiprocessor systems), **all the PEs are connected to a single global memory** and they all have access to it.
- The communication between PEs in this model takes place through the shared memory, modification of the data stored in the global memory by one PE is visible to all other PEs.
- Dominant representative shared memory MIMD systems are Silicon Graphics machines and Sun/IBM's SMP (Symmetric Multi-Processing).



Shared Memory MIMD Architecture


Distributed Memory MIMD:

- In Distributed memory MIMD machines (loosely coupled multiprocessor systems) **all PEs have a local memory**.
- The communication between PEs in this model takes place through the interconnection network (the inter process communication channel, or IPC). It is also known as **message passing system**.
- The network connecting PEs can be configured to tree, mesh or in accordance with the requirement.



Message Passing MIMD Architecture


Flynn's Classification scheme



Difference between Shared Memory MIMD and Distributed Memory MIMD:

- The shared-memory MIMD architecture is **easier to program** but is **less tolerant to failures** and harder to extend with respect to the distributed memory MIMD model.
- Failures in a shared-memory MIMD **affect the entire system**, whereas this is not the case of the distributed model, in which each of the PEs can be easily isolated.
- Moreover, shared memory MIMD architectures are **less likely to scale** because the addition of more PEs leads **to memory contention**. This is a situation that does not happen in the case of distributed memory, in which each PE has its own memory.
- As a result of practical outcomes and user's requirement , distributed memory MIMD architecture is superior to the other existing models.

Feng's Classification scheme



- Tse-yun Feng suggested classification is mainly **based on degree of parallelism to classify parallel computer architecture**.
- The maximum number of binary digits that can be processed per unit time is called maximum parallelism degree P.
- A bit slice is a string of bits one from each of the words at the same vertical position


There are four types of processing methods :
word length= n ; bit-slice length= m

Word –serial and bit-serial(WSBS): has been called as **bit –serial processing** because one bit ($n=m=1$) is processed at a time, which was a slow process. This was done in only first generation computers.


Example: The “MINIMA”

Word –parallel and bit-serial(WPBS): ($n=1, m>1$) has been called **bis(bit slice) processing** because an m -bit slice is processed at a time.

Example: STARAN




Feng's Classification scheme




Word –serial and bit-parallel(WSBP): ($n>1, m=1$) has been called **word-slice processing** because one word of n bits is processed at a time. These are found in most existing computers.

Example: Burrough 7700

Word –Parallel and bit-parallel(WPBP): ($n>1, m>1$) is known as **fully parallel processing**, in which an array of $n.m$ bits is processed at a time. This is the fastest mode of the four .Example: Illiac IV




Feng's Classification scheme



Mode	Computer model (manufacturer)	Degree of parallelism (n, m)
WSPS $n = 1$ $m = 1$	The "MINIMA" (unknown)	(1, 1)
WPBS $n = 1$ $m > 1$ (bit-slice processing)	STARAN (Goodyear Aerospace) MPP (Goodyear Aerospace) DAP (ICL, England)	(1, 256) (1, 16384) (1, 4096)
WSBP $n > 1$ $m = 1$ (word-slice processing)	IBM 370/168 UP CDC6600 Burrough 7700 VAX 11/780 (DEC)	(64, 1) (60, 1) (48, 1) (16/32, 1)
WPBP $n > 1$ $m > 1$ (fully parallel processing)	Illiac IV (Burroughs) TI-ASC C.mmp (CMU) S-1 (LLNL)	(64, 64) (64, 32) (16, 16) (36, 16)


Shore's Classification scheme




- In this classification computers are classified on the basis of organization of the constituent elements in the computer.
- He proposed 6 machines which are recognized and distinguished by numerical designators.

Machine1:

- This machine is based on von Neumann architecture with following units:
1) Control unit 2) Processing unit 3) Instruction memory and data memory
- A single data memory reads the word for parallel processing and generates all bits for that word.
- PU contains two types of functions which may be pipelined or may not.
- As a result of that this machine contains both type of computer namely scalar computer and pipeline vector computer.
- Example: IBM360/91, Cray1




Shore's Classification scheme




Machine2:

- This machine is same as machine 1 but here DM fetches bit slice of the word from memory. PU performs parallel operation on the word.
- If the memory contains two dimension array of bit with one word stored per row in this case machine 2 reads them vertically and processes the same element.
- Example: ICL DAP , MPP




Machine3:

- This machine is a combination of machine 1 and machine 2.
- In this machine both vertically and horizontally reading and processing are possible.
- Hence it contain both horizontal and vertical processing unit.
- Example: OMENN 60




Shore's Classification scheme




Machine 4:

- This machine is obtained by duplicating the PU and DM of machine 1.
- Combining PU and DM called as Processing Elements (PE's).
- Instructions are given to PE's for processing through the single control unit.
- Here there is no communication between PE's.
- This machine limits the applicability of the machine due to absence of communication between PE's.
- Example: PEPE




Machine5:

- This machine is similar to the machine 4. Here there is communication between PE's.
- Example: ILLIAC IV




Shore's Classification scheme




Machine6:

- Machine 1 to 5 maintain separation between DM and PU with some data bus or connection unit providing the communication between them.
- In this machine PU and DM are combined and called as associative process(as logic is included in the memory itself).
- Machines based on this architecture span a range from simple associative memories to complex associative processors



Handler's Classification scheme



Handler's proposed an elaborate notation for expressing the pipelining and parallelism of computers. He divided the computer at three levels.

- Processor Control Unit(PCU)
- Arithmetic Logic Unit(ALU)
- Bit Level Circuit(BLC)

PCU corresponds to CPU, ALU corresponds to a functional unit or PE's in an array processor. BLC corresponds to the logic needed for performing operation in ALU. He uses three pairs of integers to describe computer:


Computer = $(k*k', d*d', w*w')$

Where, k = no. of PCUs and k' =no. of PCUs which are pipelined

d =no. of ALUs control by each PCU and d' =no. of ALUs that can be pipelined

w =no. of bits or processing elements in ALU and w' =no. of pipeline segments or stages

Handler's Classification scheme



Consider the following model and observe how handlers differentiate them on the basis of degree of parallelism and pipelining.

Computer = $(k*k', d*d', w*w')$

Where, k = no. of PCUs and k' = no. of PCUs which are pipelined

d = no. of ALUs control by each PCU and d' = no. of ALUs that can be pipelined

w = no. of bits or processing elements in ALU and w' = no. of pipeline segments or stages

1. **Texas Instrument's Advanced Scientific Computer (TI ASC)** have one controller controlling four arithmetic pipelines. Each has 64-bit word lengths and eight stages. Therefore, we have:

$$\text{TI ASC} = \langle 1*1, 4*1, 64 * 8 \rangle = \langle 1, 4, 64 * 8 \rangle$$

2. **CDC 6600** has only a single CPU with an ALU that has 10 specialized hardware functions, each of a word length of 60-bits. Up to 10 of these functions can be linked into a longer pipeline. It has 10 peripheral I/O processors which can operate in parallel with the CPU and with each other also. Each I/O processor has one ALU with a word length of 12 bits. Thus we specify CDC 6600 into 2 parts:

$$\begin{aligned}\text{CDC 6600} &= \langle \text{Central processor} \rangle * \langle \text{I/O processors} \rangle \\ &= \langle 1*1, 1*10, 60*1 \rangle * \langle 10*1, 1 * 1, 12*1 \rangle \\ &= \langle 1, 10, 60 \rangle * \langle 10, 1, 12 \rangle\end{aligned}$$

Single Program Multiple Data (SPMD) Model

- Single Program Multiple Data (SPMD) is a special case of the Multiple Instruction Multiple Data model (MIMD) of Flynn's classification.
- In the SPMD model, a single program is executed simultaneously on multiple data elements.
- Here, each processing element (PEs) runs the same program but with different data elements, allowing for parallel processing and increased efficiency.
- In the SPMD model, the process id is used for branching.
- Each instance of the program works on its own data and may follow different conditional branches or execute loops differently.

Single Program Multiple Data (SPMD) Model

Execution Process

- In the SPMD model, the program is written once but replicated many times, with each PE executing the same program but with different data elements.
- The program is divided into tasks, which are assigned to different PEs for processing.
- The PEs operate independently of each other and can execute conditional branches or loops differently depending on their assigned data elements.

Synchronization Methods


- Synchronization is a crucial aspect of the SPMD model to ensure that all PEs complete their assigned tasks before moving to the next phase of the program.
- One common method of synchronization in SPMD is Barrier Primitives, which allows multiple threads or processes to wait for each other to reach a specific point in the program before continuing to execute.
- Barrier Primitives make each PE wait at its primitive until all other PEs have completed their tasks.

Single Program Multiple Data (SPMD) Model

Use Cases

- The SPMD model is used extensively in high-performance computing (HPC) applications that require massive amounts of data processing.
- Some of the most common use cases of the SPMD model include weather forecasting, scientific simulations, and financial modeling.
- The SPMD model can significantly improve processing speed and efficiency, making it an ideal choice for large-scale computing tasks.

Data Flow Computer




Von Neumann model: An instruction is fetched and executed in **control flow order**

–As specified by the **instruction pointer**


–Sequential unless explicit control flow instruction

Dataflow model: An instruction is fetched and executed in **data flow order** i.e., when its operands are ready and there is **no instruction pointer**.

- A number of data flow operators, each capable of doing an operation are used. Operators form the nodes of the graph and arc shows data movement between the nodes.
- Token-output node when it computes the function with data on its inputs arcs. **Called as “Firing” of node.**
- As soon as the node fires, it removes the input tokens to signify the data have been consumed.



Data Flow Computer



- **Nothing like an instruction Pointer:** an instruction is enabled if and only if all the required input values have been computed.
- An instruction does not introduce sequencing constraints other than the ones imposed by **data dependencies in the algorithm.**
- Any two instructions in the program memory may be executed concurrently.
- If sufficient resources are provided, the processor can exploit all concurrency present in the program.

Advantages:

- Very good at exploiting **irregular parallelism.**
- Only real dependencies(data dependencies) constrain processing.

Disadvantages:



- Debugging difficult
- Implementing dynamic data structures difficult in pure data flow models
- Parallelism control needed
- High bookkeeping overhead (tag matching, data storage)

Data Flow Model

- ❑ **Data flow Computers/ Data-driven Computers/ Eager Machines**
- ❑ In **data flow computers**, the execution of an instruction is driven by *data (operand) availability* instead of being guided by a program counter
- ❑ These machines are **eager** for data to be present. If the data is present then the instruction is executed these computers are also known as **data driven computers** or **Eager machines**.
- ❑ In a **data driven program**, the instructions are not ordered. There is **no shared memory**. Thus, *data is stored inside instructions*.
- ❑ The **result** of data tokens are *passed directly between the instructions*. Actually a copy of data is passed to instructions. Once data is consumed by instruction it will no longer be available for reuse by other instructions.

- In a data flow machine, a program consists of **data flow nodes** i.e. a **program** is represented using **directed acyclic graph** (nodes and edges).
- **Instructions** is represented by a **node** and the **data dependency relationship** is represented by the **edge** between the connected node.
- A **data flow node fires** (fetched and executed) when all its inputs are ready i.e. when all inputs have tokens

■ **Eg:** Find $c = a + b$
if $a = 5$ & $b = 6$



- ❑ **Data Flow Features:**
 - ❑ No need for shared memory
 - ❑ No program counter
 - ❑ No control sequencer
- ❑ **Special mechanisms are required to**
 - ❑ detect data availability
 - ❑ match data tokens with instructions needing them
 - ❑ enable chain reaction of asynchronous instruction execution
- ❑ **Advantage:**
 - ❑ High potential for parallelism and throughput
 - ❑ Freedom from side effects
- ❑ **Disadvantage:**
 - ❑ High control overhead,
 - ❑ Lose time waiting for unneeded arguments,
 - ❑ Difficulty in manipulating data structures.

Demand Driven Computation

- **Demand-driven Computers/ Reduction Machines/ Lazy Computers**
- In **demand driven machines**, if there is a demand for the result then only the computation triggers.
- **Data-driven machines** takes a **bottom-up approach** as it select instructions for execution based on the availability of their operands.
- **Demand-driven machines** takes a **top-down approach**, attempting to execute the instruction (a **demand**) that yields the final result. This triggers the execution of instructions that yield its operands, and so forth.
- The demand-driven approach matches naturally with functional programming languages (e.g. LISP and SCHEME).


- Example Consider the following example of a arithmetic expression :

$$a = [(b+1) * c - (d \div e)]$$

- The **data-driven computation** chooses a **bottom-up approach** , starting from **b+1** and **d ÷ e** then proceeding to the '*' operation finally to the outermost operation '-'.
- A **demand-driven computation** chooses a **top- down approach** by *first demanding the value of 'a'* ,which triggers the demand for evaluating the next level expression **(b+1)*c** and **d ÷ e** ,which in turns triggers the demand for evaluating **b+1** at the inner most level. The results are returned to the nested **demand** in the reverse order before 'a' is evaluated.



- A **demand-driven machines** corresponds to **lazy machines** because operation are executed only when their result are required by another instruction. While **data-driven machines** are called **eager machines** because operation are carried out immediately after all their operands becomes available.
- **Reduction machines (demand-driven machines)**
- **Advantages:**
 - ▣ High parallelism potential,
 - ▣ Easy manipulation of data structures, and
 - ▣ Only execute required instructions.
- **Disadvantage:**
 - ▣ They do not share objects with changing local state, and
 - ▣ Do require time to propagate demand tokens.



You have completed this topic, you should be able to:


Discuss Flynn's Classification and SPMD Model?

Explain Feng's Classification?

Discuss Shore's Classification?

Explain Handler's Classification?

Discuss Data Flow and Demand Driven Computation Models?



References Used

- M. R. Bhujade, —Parallel Computingll, 2nd edition, New Age International Publishers, 2009.
- <https://www.uotechnology.edu.iq/ce/lecture14/forth%20class/distributed%20system%20lectuers/L2.pdf>
- <https://www.ijert.org/research/parallel-computer-architectural-schemes-IJERTV1IS9187.pdf>
- [Program Flow Mechanisms | Control flow, Data flow, Demand driven | PPC Lect 22 | Shanu Kuttan |Hindi \(youtube.com\)](#)