University of Mumbai

Examinations Commencing from 10th April 2021 to 17th April 2021

Program: Bachelor of Engineering in Computer Engineering

Curriculum Scheme: Rev2019 Examination: DSE SemesterIII

Course Code: CSC304 and Course Name: Digital Logic & Computer Architecture

Time: 2 hour Max. Marks: 80

Q1.	Choose the correct option for following questions. All the Questions are compulsory and carry equal marks.									
1.	Which of the following options represents the correct matching?									
		Description								
	1. Immediate		A. the address field refers to the address of a word							
			in the memory, which in-turn contains the							
	O. Disset		address of the operand							
	2. Direct 3. Indirect		B. the address field contains the address (in main memory) where the operand is stored							
			C. operand value is present in the instruction itself							
	or manest	(address field)								
	4. Register	Direct	D. the a	ddress fie	eld of the	operand i	s a regist	ter		
Option A:	1->A; 2->D;	3->C; 4	->B;							
Option B:	1->C; 2->B; 3->D; 4->A;									
Option C:	1->C; 2->B; 3->A; 4->D;									
Option D:	1->A; 2->D;	3->B; 4-	->C;							
2.	Consider on a	y omplo	of momo	ry organ	ization a	ahown in	the figu	ro		
2. Consider an example of memory organization as shown in the fig below. Which value will be loaded into the accumulator when the					_	16				
	instruction "LOAD DIRECT 3" is executed?									
	Memory 0		2	3	4	5	6	7		
	Location									
	address									
	Content 4	0 00	25	20	10	2	1			
	Content 1	0 23	25	20	12	3	1	2		
		•	•	•	•					
Option A:	3									
Option B:	25									
Option C:	12									
Option D:	20									
3.	For a 0-addre	es instri	action for	mat wha	nt would l	he the ton	element	of the		
J.	For a 0-address instruction format, what would be the top element of the stack following sequences of instructions? PUSH 20; PUSH 5; PUSH 5;									
	ADD; SUB;					_ = = ,	,-0	· • •		

Option A:	100
	200
Option B:	10
Option C:	
Option D:	5
4.	What is the value of n in Booth's multiplication of 110* 1000?
Option A:	2
Option B:	3
Option C:	4
Option D:	0
5.	In restoring division algorithm, after performing operations (1) left shift
	operation on A,Q and (2) $A=A-M$, if magnitude of $A > 0$ then ?
Option A:	Q0=0, A=A+M
Option B:	A=A+M
Option C:	Q0=1
Option D:	A=A-M
6.	In non-restoring division algorithm, after performing left shift operation on
	A, Qregisters, if magnitude of A < 0 then?
Option A:	Q0=0, A=A+M
Option B:	A=A+M
Option C:	Q0=1
Option D:	A=A-M
7.	In single precision, IEEE754 floating point standard exponent represent by bits and mantissa represent by bits.
Option A:	8, 23
Option B:	7, 24
Option C:	7, 23
Option D:	8, 24
Option D.	0, 24
8.	How many bits of opcode is required to implement a CPU with 10 arithmetic and logical instructions, 2 control instructions, and 5 data transfer instructions?
Option A:	2
Option B:	3
Option C:	4
Option D:	5
- 1	
9.	In a J-K flip-flop, if J=K the resulting flip-flop is referred to as
Option A:	D flip-flop
Option B:	S-R flip-flop
Option C:	T flip-flop
Option D:	S-K flip-flop
- 1	

Option A: Option B: Option C: Option D:	The instruction read from memory is then placed in the and contents of program counter is so that it contains the address of instruction in the program. Program counter, incremented and next Instruction register, incremented and previous Instruction register, incremented and next Address register, decremented and next Which is the simplest method of implementing hardwired control unit? State Table Method			
Option B: Option C: Option D:	Program counter, incremented and next Instruction register, incremented and previous Instruction register, incremented and next Address register, decremented and next Which is the simplest method of implementing hardwired control unit?			
Option B: Option C: Option D:	Instruction register, incremented and previous Instruction register, incremented and next Address register, decremented and next Which is the simplest method of implementing hardwired control unit?			
Option C: Option D:	Instruction register, incremented and next Address register, decremented and next Which is the simplest method of implementing hardwired control unit?			
Option D:	Address register, decremented and next Which is the simplest method of implementing hardwired control unit?			
	Which is the simplest method of implementing hardwired control unit?			
11	• • • • • • • • • • • • • • • • • • • •			
4.4	• • • • • • • • • • • • • • • • • • • •			
11.	State Table Method			
Option A:	State Table Method			
Option B:	Delay Element Method			
Option C:	Sequence Counter Method			
Option D:	Using combinational Circuits			
12.	Which instruction does the following set of micro-operations refer to: Steps Action			
	1 PCout, MARin, Read, Select4, Add, Zin			
	Zout, PCin, Yin, WMFC			
	3 MDRout, IRin			
	4 R1out, Yin 5 R2out, SelectY, Add, Zin			
	6 Zout, R1in, End			
Option A:	ADD R2, R1			
Option B:	ADD R2, R1 ADD R1, R2			
Option C:	MOVE R1, R2			
Option D:	MOVE R2, R1			
option D.	NO VE NE, ICI			
13.	Which of the following statements is false?			
Option A:	Diagonal micro-instructions encoding requires multiple decoders.			
Option B:	In vertical micro-instructions encoding, more than one control signals			
option 2.	cannot be activated at a time.			
Option C:	Horizontal micro-instructions encoding has a lower cost of implementation.			
Option D:	On one end of a spectrum, a <i>vertical</i> microinstruction is highly encoded and			
	may look like a simple macroinstruction containing a single opcode field			
	and one or two operand specifiers.			
14.	In mapping, the data can be mapped anywhere in the Cache			
	Memory.			
Option A:	Associative			
Option B:	Direct			
Option C:	Set Associative			
Option D:	Indirect			
•				
15.	A second factor in locality of reference is the presence of loops in programs. Instructions in a loop, even when they are far apart in spatial terms, are executed repeatedly, resulting in a high frequency of reference to their addresses. This characteristic is referred to as			

Option A:	Spatial locality.			
Option B:	temporal locality			
Option C:	branch locality.			
Option D:	Equidistant locality			
•				
16.	consists essentially of internal flip-flops that store the binary			
	information.			
Option A:	Static RAM			
Option B:	Dynamic RAM			
Option C:	PROM			
Option D:	EEPROM			
17.	SIMD represents an organization that			
Option A:	refers to a computer system capable of processing several programs at the same time.			
Option B:	represents organization of a single computer containing a control unit,			
	processor unit and a memory unit.			
Option C:	includes many processing units under the supervision of a common control			
	unit.			
Option D:	similar to Von Neumann architecture.			
18.	In parallelization, if P is the proportion of a system or program that can be made parallel, and 1-P is the proportion that remains serial, then the maximum speedup that can be achieved using N number of processors is $1/((1P)+(P/N))$. This law is called			
Option A:	Newton's law			
Option B:	Ohms law			
Option C:	Amdahl's law			
Option D:	Flynn's law			
19.	To resolve the clash over the access of the system BUS we use			
Option A:	Multiple BUS			
Option B:	BUS arbitrator			
Option C:	Priority access			
Option D:	DMA controller			
20.	Select true statement from the following.			
Option A:	USB is a parallel mode of transmission of data and this enables for the fast			
	speeds of data transfers.			
Option B:	In USB the devices can communicate with each other.			
Option C:	The type/s of packets sent by the USB is/are Data.			
Option D:	When the USB is connected to a system, its root hub is connected to the			
	Processor BUS.			

Q.2 Solve any Four out of Six.

Briefly describe the Von Neumann Model computer architecture. 5 5 b) Write a short note on Interleaved and Associative Memory. Differentiate between hardwired control unit and Microprogrammed Control 5 c) unit. What is the meaning of delayed branch and branch prediction? Write a 5 d) difference between them. Draw and explain the instruction cycle state diagram. 5 e) Multiply (-10) and (-8) using Booth's algorithm. 5 f)

Q.3 Solve any Two out of Three.

- a) Draw the flowchart of Restoring Division Algorithm & perform 10 /3 using this Algorithm.
- **b)** Explain with suitable diagrams Flynn's Classification of Computer **10** Architecture.
- c) Consider a Cache memory of 16 words. Each block consists of 4 words. Size of the main memory is 128 bytes. Draw the Associative Mapping and Calculate the TAG and WORD size.