



CSC405 MICROPROCESSORS

80386 FUNCTIONAL BLOCK DIAGRAM/ARCHITECTURE

OBJECTIVE

“



Objective: To understand the architecture of 80386 processor.



”

Ques.

Design 8086 based minimum mode system for following requirements :-

- i) 256 KB ROM using 32 KB \times 8 devices
- ii) 512 KB RAM using 64 KB \times 8 devices
- iii) Support top 15 interrupts
- iv) 2-Nos. , 8 bit parallel port.

I/O Map:-

for 2 ^{8bit} parallel port \rightarrow 1 8255 chip

for 15 interrupts \rightarrow 2 8259 { 1 Master, 1 slave }

8 bit
2 ports

Chip		Addr. Bus								Address
		A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀	
8255 (Even Bank)	PA	1	0	0	0	0	0	0	0	80H
	PB	1	0	0	0	0	0	1	0	82H
	PC	1	0	0	0	0	1	0	0	84H
	CW	1	0	0	0	0	1	1	0	86H
8259 (Even Bank)	ICW1	0	1	1	0	0	0	0	0	60H
	ICW2	0	1	1	0	0	0	1	0	62H
8259 HB	ICW1	0	1	1	0	0	0	0	1	61H
	ICW2	0	1	1	0	0	0	1	1	63H

80386

80 x 86

- ① 80386 is a 32 bit processor
- ② 80386-32 bit ALU in one cycle
- ③ 32 bit data bus.
↓
4 mby locations
↓
4 chips
- ④ 80386 has a 32 bit address bus

$$\begin{array}{c} 2^2 \times 2^{30} \\ \downarrow \\ 4 \text{ GB} // \end{array}$$

$$\begin{array}{c} 2^{32} \\ \downarrow \\ 2^0 \quad 2^2 - 1 \text{ MB} \quad 2^{30} \Rightarrow 1 \text{ GB} // \end{array}$$

8086
16 bit up
↓
16 bit ALU
32 bit addition
2 cycles
16 bit data
↓
2 chips

$$\begin{array}{c} 20 \text{ bit} \\ 2^{20} \approx 1 \text{ MB} \\ \underline{\underline{\quad}} \end{array}$$

⑤

16 MHz, 20 MHz, 25 MHz, 33 MHz

frequencies

18 MHz
↓
6 MHz / 3

⑥

80386 was released in 2 versions SX & DX

~~5000~~
16 bit
processor

SX (single execution)
↓

16 bit data bus

2 banks

~~A0 & BHE~~ BHE & BLE

2 bytes → pipelining

16 bit data bus ✓
5x6

low cost
mly 9386
design

DX (Double execution speed)

↓
32 bit data bus

4 mly banks

Enable $\overline{BE}_3, \overline{BE}_2, \overline{BE}_1, \overline{BE}_0$

4 bytes were prefetch

dynamic data bus → $\overline{BS16}$ 32 bit

⑦ 3 stage
 ↓
 ✓ fetch ←
 ✓ decode ←
 ✓ execute ←

8086 → 2 stage
 pipelining
 Bus Interface Unit
 Execution Unit

⑧ can access 64 TB of virtual m/y
 80386 → 1TB
 2TB
 ↓
 secondary storage
 ↓
 hard disk

Div
 —————
 Qu

⑨ Segmentation ←
 Paging ←

virtual address → physical

⑩ Protection Mechanism — 80386

8086 \rightarrow specify address

80386

Programmer is not allowed to only address


privilege \rightarrow 0 \rightarrow highest \leftarrow kernel
1 \rightarrow devices

2 \rightarrow

3 \rightarrow lowest \rightarrow user program

⑪ Multitasking - higher performance

⑫ - I/O addressing - 16 bit I/O address \rightarrow 2^{16}
 \downarrow
65536 I/O devices





Thank you