


## **MICROPROCESSORS**

8086 Architecture and memory segmentation

# Pipelining and parallel processor


An **instruction pipelin**: It a technique used in the design of microprocessors to increase the number of instructions that can be executed in a unit of time. Pipeline technique is used in advanced <u>microprocessors</u> where the microprocessor begins operation on next <u>instruction</u> before it has completed operation on the previous. That is, several instructions are simultaneously in the *pipeline* at a different stage of processing.

The pipeline is divided into different Stages and each Stage can perform its particular operation simultaneously with the other stages. When a stage completes an operation, it passes the result to the next stage in the pipeline and fetches the next operation from the preceding stage. The final results of each instruction emerge at the end of the pipeline in rapid succession. Since all units perform operation concurrently on different instructions, it is known as parallel processor.



Source: http://www.ece.arizona.edu/~ece462/Lec03-pipe/

Surge Pipelia



# Pipelining and parallel processor

Pipelining of 8086		Į.									
INSTRUCTION NO.			EXECUTION PHASES								
1	Fetch 1	Decode-1	Execute-1								
2		Fetch-2	Decode-2	Execute-2							
3			Fetch-3	Decode-3	Execute-3						
4				Fetch-4	Decode-4	Execute-4					
5					Fetch-5	Decode-5	Execute-5				
6						Fetch-6	Decode-6	Execute-6			
Machine cycle	1	2	3	4	5	6	7	8			

zaher Gendente dendente


#### Non-Pipelining Process of 8085


		Inst ructi	0 <b>n</b> -1		Inst ructi	on 2	Ins' ruction-3		
	Fetch-1	Decor e-1	Enecuer-1	Fetch	E ≥cod∈-2	ExacuRa-2	Fetch-3	Decode-3	Execute-3
M. cycle	1	2	3	4	5	6	7	8	9


### Architecture of 8086

- The architecture of 8086 provides a number of improvements over 8085 architecture. It supports a 16-bit ALU, a set of 16-bit registers and provides segmented memory addressing capability, a rich instruction set, powerful interrupt structure, fetched instruction queue for overlapped fetching and execution.
- The complete architecture of 8086 can be logically divided into two units


   a) Bus Interface Unit (BIU) and (b) Execution Unit (EU).
- Both units operate asynchronously to provide the 8086 to overlap instruction fetch and execution operation, which is called as parallel processing. This results in efficient use of the system bus and enhance system performance.








PA = SAXIOH+OA Dr 16 py Och 1 ans





PA = Seg + WH + Offset - address -

00/1 0100 60001H

The sie of the prefetch queue is (6)

