

A.P. SHAH INSTITUTE OF TECHNOLOGY

Department of Computer Science and Engineering
Data Science

Academic Year: 2022-23 Class/Branch: SE Semester: IV Subject: MP

Pentium Cache Organization and MESI protocol > Pentium processor has a separate code and data cache each of 8k bytes:

> The cache line size is 32-bytes.

Note: - Blocks are called cache lines also and locations within blocks are called words also.

- > Since the Pentium processor has data bus of 8 bytes (64 bits), it requires a burst of 4 consecutive transfers to fill the cache line of 32 bytes.
 - > In Penhium each cache is organized as 2-way set ausociative.
 - The data cache can be configured as a write-throughor a write back cache on a line-by line bans and it follows the MESI protocol.
 - > The code cache does not require a write policy, as it is a read only cache.
 - -> Each cache has a dedicated translation look aside buffer (TLB) to translate linear addresses to physical addresses,
 - The cache can be enabled or duabled by slw or him

A.P. SHAH INSTITUTE OF TECHNOLOGY

Department of Computer Science and Engineering
Data Science

Academic Year: 2022-23 Class/Branch: SE Semester: IV Subject: MP

2 - way aurociativity 2 - way auxociativity is a cache mapping technique What is eache mapping? Cache mly lies blue the processor and the main mly (logically). Physically it might be an enternal cache or internal cache When processor wants any data, it first checks in cache If it is available in the cache, it is a cache hit and if the data is not available it is a cache miss. In case of cache miss, data is taken from main my and copied in cache also. We always want a high hit ratio. For which the principle of spatial locality is followed, which says if you are accessing a location, then you are more likely to access the locations around it. In case of cache miss, it does not copy only that particular data, but it copies the entire block. So when a block is copied from main mly, where the block will get placed in cache mly - is what cache mapping is about.

A.P. SHAH INSTITUTE OF TECHNOLOGY


Department of Computer Science and Engineering
Data Science

Academic Year: 2022-23

Semester: IV

Class/Branch: SE

Subject: MP



A.P. SHAH INSTITUTE OF TECHNOLOGY

Department of Computer Science and Engineering
Data Science

Academic Year: 2022-23 Semester: IV
Class/Branch: SE Subject: MP

Here a block has a places to be mapped, so the name 2 way set aurociative Block of main my can only go to block of set if So if I have to search for block O, I have to search in 2 places > In compansion with one-way associativity, the flexibility is nuessed, but the no- of searches required also has increased. > In companson with fully associative mapping is still better When a block is copied from main my into cache mly, the location and block no will not change Only the set no changes. Main mly address Block | Location Tag gives the set no and since there are 2 sets will be of 20 bits



A.P. SHAH INSTITUTE OF TECHNOLOGY

Department of Computer Science and Engineering
Data Science

Academic Year: 2022-23

Semester: IV

Class/Branch: SE

Subject: MP

lag (20 bits) in case of 2-way associative mapping is bigger than tag size in I way associative mapping (19 bits) but it is much smaller than the tag size in case of fully associative mapping (27 bits)

> The hit ratio is much better than I way ansociative mapping, why?

One way anociative mapping has worst hit ratio.

For eg. consider a situation where an application need only 2 blocks (Block 0 g) set I and Block 0 of set 2).

there in the cache only C with 1-way associative mapping, the cache only has only one set with napping, the cache only has only one set with 256 blocks). So when a blocks are required in alternate ways every time there will be a miss.

This scenario does not arise with 2-way associative mapping as both the blocks can be mapped as there are 2 sets in cache mly.



A.P. SHAH INSTITUTE OF TECHNOLOGY

Department of Computer Science and Engineering
Data Science

Academic Year: 2022-23 Class/Branch: SE

- MESI protocol.

Semester: IV Subject: MP

Write Policies / Cache consistency / Cache Coherency. Though cache my has maurive speed advantage, it comes with an inherent drawback. Due to cache, there are a copies of the same data, one in cache my and other in main mly As long as both are same the cache is said to be consistent (coherent) Inconsistency aises the moment a peocessor performs a write operation on the cache. This means the same data in the main only now has an old (state linvalid) value If another bus master (co-processor) accesses the same data from the main my, it will get a stale value Hence the cache becomes inconsistent This can be avoided by using good write polices such Write through - Write back - Snooping protocol



A.P. SHAH INSTITUTE OF TECHNOLOGY

Department of Computer Science and Engineering Data Science

Academic Year: 2022-23 Semester: IV Class/Branch: SE Subject: MP

Write through - When a processor contes into Cache mly, it must also corité into Main mly. This completely solves the problem of inconsistency but makes writes slow as writing into main only is much slower as compared to reads. It is not all that bad because on an average majority operations are reads compared to writes Write Back (Delayed write I Posted write | Buffered write) - Processor will only write into Cache my. A Cache Controller CEg. Intel's 80385) keeps track of all blocks that have been modified in the Cache mly. - When the processor is idle or at the time when this block has to be seplaced, it will copy all modefied information from cache my to main my. - This makes processors writes very fast but keeps the main mly inconsistent for some time

- Processor will write only into Cache my. A Cache Controller keeps a track of all blocks that have been modified in the Cache Mly.



A.P. SHAH INSTITUTE OF TECHNOLOGY

Department of Computer Science and Engineering
Data Science

Academic Year: 2022-23

Semester: IV

Class/Branch: SE

Subject: MP

- Additionally the Cache Controller will snoop activities of other bus masters.

- If it notices that another bus master is trying to acress a location from main mly which has been modified in the Cache mly, the Cache Controller will stop activities of all bus masters, copy updated data from Cache mly to Main mly and allow the system to resume. This gives total consistency system to resume. This gives total consistency and also prevents unnecessary updates to main and also prevents unnecessary updates to main and also prevents unnecessary updates.

Mesi Protocol

This is an advanced version of snooping for multiprocessor systems.

Note: - The Mexi protocol is only for the data cache and the SI protocol is used for code cache.

Each line in the date cache can be in any one of the Each line in the date cache can be in any one of the 4 MESI states (Modified-Enclusive-Shared-Invalid) as indicated by the 2 bits stored along with the tag address.



A.P. SHAH INSTITUTE OF TECHNOLOGY

Department of Computer Science and Engineering **Data Science**

Academic Year: 2022-23 Semester: IV Class/Branch: SE Subject: MP

How does MESI work? Consider 2 processors (A and B) each having its own local cache Mly and both sharing the Main memory. If the cache block is empty, its status is "invaled". Once a block gets occupied in only one cache mly, its status becomes "enclusive". If the other processor also reads the same block into its own cache then both blocks have the status "should".
Such blocks are closely monitored by the cache controller. If processor A writes into such a block, its status become " modyled and the corresponding blocks status in processor Bs eache becomes invalid ". If processor B wants this data it will have to access the Main my Now by the principle of encoping, the cache controller will update the modified data from the main my and only then allow the other processor to access the data Hence both processors will get the same consistent value of data.

PARSHVANATH CHARITABLE TRUST'S A.P. SHAH INSTITUTE OF TECHNOLOGY

Department of Computer Science and Engineering **Data Science**

Academic Year: 2022-23

Semester: IV

Class/Branch: SE

Subject: MP

How does MESI work?

Consider 2 processors (A and B) each having its own local Cache Mly and both shanny the Main memory. If the cache block is empty, its status is "invaled". Once a block gets occupied in only one cache mly, its status becomes "enclusive".

If the other processor also reads the same block into its own cache then both blocks have the status "should".
Such blocks are closely monitored by the cache controller.

If processor A wonter into such a block, its status becomes " modyfied " and the corresponding block's status in processor B's eache becomes "invalid". If processor B wants this data it will have to access the Main my.

Now by the principle of snooping, the cache controller will update the modified data from the main my and only then allow the other processor to access the data Hence both processors will get the same consistent value of data.



A.P. SHAH INSTITUTE OF TECHNOLOGY

Department of Computer Science and Engineering **Data Science**

Academic Year: 2022-23 Semester: IV Class/Branch: SE Subject: MP

Modefred Indicates that this line is cacho has been updated or modified due to a write hit in the cache.

In this case, when the cache subsystem enough the slm bus and finds a snoop hit, it writes the modefred line back to my (update the my)

Enclusive

- It is the intermediate state blue Shared and Modified.

Shared

- It indicates that this line may be resent in several caches and an exact duplicate of the information exists in each source (caches and main mly)

Invalid

- It is the initial state after reset and indicates that the line is not present in the cache.

Code Cache Directory Entry

| "Parity | Tag | SII |
|---------|----------|--------|
| (1bit) | (20 bit) | (ibit) |

Data Cache Directory Entry

| Pantu | 109 | MEST |
|--------------|----------|----------|
| Panty (1612) | (20 bit) | (2 bits) |