



Academic Year: 2022-23
Class/Branch: SE

Semester: IV
Subject: Microprocessor

Subject: Microprocessor


Semester: IV

80386 Address Translation - Paging

Paging is the second stage of Address Translation.

Paging converts a linear address to a physical address.

Linear address is of 32 bits. The physical address that is obtained after translation is also of 32 bits. Why are we converting a 32 bit no into another 32 bit no?



Originally, there was some file (segment) in virtual mly which started at an address and there was an offset which we wanted to access.

When a segment is copied from VM to PM, the offset is not changing. So you were assuming that your addresses are in line and hence the name Linear Address. But that's not how it is. A segment from VM is never brought to PM in one piece (in linear form). Because you will not have so much space continuously available in PM.



Academic Year: 2022-23
Class/Branch: SE

Semester: IV
Subject: Microprocessor

Subject: Microprocessor

Semester: IV

The segment is brought in parts called pages and these pages are loaded in PM.


So now we realize that offset is basically some location in some page. Earlier we assumed that there was no paging and so we assumed that the entire segment was copied in physical memory. So we were adding Base Address and Offset Address to get 32 bit linear Address.

Pages are not brought in a linear manner. They are shuffled and brought and fit wherever slots are available. So the desired page has gone somewhere in the PM and that address is to be calculated.

So the linear address (32 bit) is converted into physical address (32 bit).

Linear address is divided into 2 parts.

Page No	Location
---------	----------



In PM, pages are shuffled but a location (say location 10) will remain location 10 in the page. So only base address of the page is changed.



Academic Year: 2022-23
Class/Branch: SE

Semester: IV
Subject: Microprocessor

So when we convert

Linear Address $\boxed{\text{desired page no} \mid \text{location}}$
to
Physical Address $\boxed{\text{final page no} \mid \text{location}}$

location remains same

So we need to find where the desired page has gone in physical mly i.e. the relation b/w desired page no. and final page no. This is stored in a table called the Page Table.

Page table has all the desired page no. and their actual page no.

So after getting the actual page no. from the page table, it is combined with location to get the physical address.

Desired page no.	Actual Page no.

Virtual mly is divided into pages of equal size.


Physical mly is divided into page frames.

So page no. becomes the frame no., but location remains the same. So to find out which page no. has gone to which frame no., the page table is to be looked up. In the page table, there is an entry for every page.



Academic Year: 2022-23
Class/Branch: SE

Semester: IV
Subject: Microprocessor



On the page table, there are entries for every page.
How many pages are there?

The max. size of PM = 4 GB (2^{32} address bus)

A page is of size 4 KB

So total no of pages = $\frac{4 \text{ GB}}{4 \text{ KB}} = 2^{20} = 1 \text{ Million pages}$.

So there are 1 Million entries in the page table.



Academic Year: 2022-23

Class/Branch: SE

Semester: IV

Subject: Microprocessor

Subject: Microprocessor

Semester: IV

A page is of 4 KB

$$4 \text{ KB} = 2^2 \times 2^{10} = 2^{12}$$

So location is of 12 bits

20 bits gives the page no.

$$2^{20} = 1 \text{ Million pages}$$

LA

(20)	(12)
Page No.	Location

Since the page table is having 1 million pages, to find 1 entry the entire 1 million entries will have to be scanned which takes a long time.

So the page table is organized such that there are multiple page tables and each page table has 1K pages. How many page tables?


Total 1 million pages

Each table has 1K pages.

$$\text{So } \frac{1\text{M}}{1\text{K}} = \frac{2^{20}}{2^{10}} = 2^{10} = 1\text{K Page Tables}$$

each having 1K page entries

So



↓
Identifies page table within page directory

↓
Identifies page within page table

↓
Identifies location within page




Academic Year: 2022-23
Class/Branch: SE

Semester: IV
Subject: Microprocessor

Subject: Microprocessor

Semester: IV



There are 1 million pages. Entries for the first 1k pages (Page Table Entry) are in the first page table, next 1k pages are in the 2nd page table and so on.

All these 1k page tables are also scattered in memory. So base addresses of these page tables are given by the Page Directory (Page Directory Entry).

The base address of the Page Directory is given by Control Register 3 (CR3).



Academic Year: 2022-23
Class/Branch: SE

Semester: IV
Subject: Microprocessor

Page table \rightarrow gives base address (32 bits) of the page
 \downarrow
4 bytes

Page table has 1K entries.

So size of page table = $1K \times 4 \text{ bytes} = \underline{4KB}$

Page Directory \rightarrow gives base address (32 bits) of the page table.
 \downarrow
4 bytes.

Page Directory has 1K entries for 1K page tables.

So size of page directory = $1K \times 4 \text{ bytes} = 4KB$.

Page	Page Table	Page Directory	} All same size. Why?
4KB	4KB	4KB	

Ans:- 1) Page Table & Page Directory has to be 4KB. If it is more than 4KB then page table will also be split into pages and then there should be some entity to hold that info.

If it is of 4KB

The 1st page will begin at location 0.
next page will begin at location 4K.
next page will begin at location 8K
12K



Academic Year: 2022-23
Class/Branch: SE

Semester: IV
Subject: Microprocessor

Microprocessor

Semester: IV

means every page will begin at a location which is a multiple of 4K.

If it is a multiple of 4K, then the last 12 bits are 0.

Anything multiple of 2 (2^1) \rightarrow 10 \rightarrow last bit 0

Anything multiple of 4 (2^2) \rightarrow 100 \rightarrow last 2 bit 0

8 (2^3) \rightarrow 1000 \rightarrow last 3 bit 0

4K (2^{12}) \rightarrow last 12 bit 0.

So a page ^(PTE) table entry need not give a 32 bit address as the last 12 bits are 0. It needs to give a 20 bit address ($32-12$) and the 12 bits can be used for other information like P bit, D bit, privilege info etc.

PTE

Base Address of Page	...	D	A	...	U/S	R/W	P
----------------------	-----	---	---	-----	-----	-----	---

D \rightarrow Dirty bit - tells whether a page has been modified or not.

A \rightarrow Access bit - tells whether the page has been accessed for long or not.

U/S \rightarrow User or Supervisor
(priv) (above priv)



Academic Year: 2022-23
Class/Branch: SE

Semester: IV
Subject: Microprocessor

R/w \rightarrow Read or Read & Write

P = 1 \rightarrow Page is present in the PM and the 20 bit address field is valid else the page is not present in PM and the 20 bit address field is invalid.

Translation Look Aside Buffer (TLB)

To access any location, MP must first access a PDE in the page directory, then a PTE in the page table, then access the page. This can make the process very slow. To speed up the process, an on-chip cache called "Translation Look-aside Buffer (TLB)" is used.

TLB is an on-chip cache which stores 32 most recently used PTEs and PDEs. This makes subsequent access to these pages (whose information is cached in the TLB) much faster as there is no need to access the page directory and the page table. MP can directly obtain the starting address of the page frame from the TLB and hence directly access the page.

Due to principle of "Locality of Reference" most systems get a hit ratio of $> 98\%$ on the TLB, making the operations very fast.



Academic Year: 2022-23
Class/Branch: SE

Semester: IV
Subject: Microprocessor

