
## **CSC405 MICROPROCESSORS**


80386 GPR ,CONTROL REGISTERS AND MODES


## **OBJECTIVE**












FLAG REGISTER OF 80386



Operating modes ) Real mode ) Profected mode a 3) Vishial mode Real mode - Jast 8086' Environment for protocted mode

Real mode fort 8082

Pre=1

Prected Mode
80382

JM=9 J VM=1


Ushuel mode


Protected Mode Real Mode 32 but operations 16 bit operations Only 8086 flags (16 bit) 32 bit Extended CUR 32 bit EFCAU register PA = Segx 10+ offsel Complex segmentation & paging 32 bit offset: 445 Cortol registus. No contal regraters

EIP 3 Ubit CS SS DS ES FS GS 1661-EAX AX AH AL EBX BX Soffware Model Regnere Model Real Mode ECX CX DX EDX ESP BP EBP SI ESI EDI 16 hr Eflags Flags 13/3 CRO CR1 CR2 CR3 DRO DR1 DR2 DR3 DR4 DR5 DR6 DR7 TR6 TR7

9981

8038h





Q tables in Russell Percoptor

(1) Whole table

(2) Local Descriptor


(3) Interosupt Descriptor

Tank Segment

Descriptor table

-> Cupris
-> Flag regniter
-> Contri Ragnitus

Control Regested LSB of CRO
TS=1 3 Allows
TS=170 Switcher



Control Registed phymal address 1) segmentation - linear address phymal address 21 paging - phymal 80287 80387 Virtual address page fault 31 23 15 lass book paper) PAGE DIRECTORY BASE REGISTER (PDBR) RESERVED CR2 PAGE FAULT LINEAR ADDRESS CR1 RESERVED ETEMP SMPE Tupel =13 probablished RESERVED EL . 0 80 28 X

