



A.P. SHAH INSTITUTE OF TECHNOLOGY

Department of Computer Science and Engineering Data Science

Academic Year: 2022-23 Class/Branch: SE

Semester: IV

Subject: MP

8257 - DMA Controller: -

DMA stands for Direct Memory Access. It means transferring data directly blow my and Ilo without the involvement of UP.

DMA transfers are faster compared to sell based transfers due to 2 reasons;

1) Hardware based.

Normally data transfer are performed by let and they are based on s/w and hence are also called Programmed I/O These transfers are very slow as they involve fetching and decoding of instructions in a loop throughout the transfer process and in fact in most cases, more time is wasted in fetching and decoding of instructions than actually transferring data.

This is where DMA based transfers have a macrine speed advantage

DMA transfers are performed by a dedicated how called a DMAC (8257 | 8237). It is "hardwired" to perform DMA transfers and hence do not need instructions to transfer every byte. This saves a lot of time which would have been otherwise wasted in fetching and decoding instructions.



A.P. SHAH INSTITUTE OF TECHNOLOGY

Department of Computer Science and Engineering
Data Science

Academic Year: 2022-23 Class/Branch: SE Semester: IV

Subject: MP

1 Direct transfer

Normally data is transferred via UP. This means if a byte has to be transferred from only to I/O, it must hist go from only to UP and then from UP to I/O.

This involves double the time as a machine cycles are needed: my read and I/o write.

In DMA transfers the byte is transferred "directly him may to IlO and vice versa. It does not travel via the UP and hence does not take double the hime.

Steps for performing a DMA transfer:

By default lep is the bus master.

Although the transfer is mainly caused out by the DMAC, the mitialization is first done by the UP.

The following steps are required for the complete DMA transfu:

1- up hibalizes the DMAC

- · This is done by guing the starting address and the no. of bytes to be transferred.
 - 2. I/O device requests the DMAC.
 - . I/O duice mates the DRED signal = 1.



A.P. SHAH INSTITUTE OF TECHNOLOGY

Department of Computer Science and Engineering
Data Science

Academic Year: 2022-23 Semester: IV Class/Branch: SE Subject: MP

3. DMAC requests the up for control of the system bus . DMAC makes HOLD =1

by. UP releases control of the system bus

- · MP Inshes the current m/c cycle and releases control of the slm bus.
- · UP informs the DMAC that the bus is released by making HLDA = 1.
- · Now up enten HOLD state

5. DMAC becomes the bus master

- . On getting HLDA from UP, DMAC becomes the bus master.
- · It informs the Ilo device that DMA transfer is about to begin by activating the DACK signal.

6. DMA transfer begins.

- · DMAC transfers data blw mly and Ilo, one byte in regele.
- · After every cycle, the Address Register is incommented and the count register is decremented.
- · This continues till the count reaches zero (Terminal Count)
- · Now the DMA transfer is completed.



A.P. SHAH INSTITUTE OF TECHNOLOGY Department of Computer Science and Engineering

Department of Computer Science and Engineering
Data Science


Academic Year: 2022-23 Semester: IV Class/Branch: SE Subject: MP

7. DMA transfer ends

- · DMAC releases control of the s/m bus .
- · It makes HOLD = 0
- . This makes up come out of Hold state and once again's becomes the bus master.
- · up tales control of the slm bus and continues its

Block Diagram of 8257

Architecture of 8257 DMA Controller





A.P. SHAH INSTITUTE OF TECHNOLOGY

Department of Computer Science and Engineering
Data Science

Academic Year: 2022-23 Semester: IV Class/Branch: SE Subject: MP

Data Bus Buffer:

It is a bidirectoral eight but buffer which interfaces 8257 to the enternal data bus of the system.

In the slave mode, it is used to transfer data blu up and internal registers of 8257.

In master mode, it is used to send higher byte address (As - Ais) on the data bus.

Read I write logic

It mainly provides the read and write signals as well as chip select signal.

When the MP is reading/programming one of the internal rigisters of 8257 (slave mode), the Read/water logic accepts the I/O Read or I/O wanter signal,

Note read and write signals are connected to IOR and JORW

It decodes the least significant 4 bits (Ao-Az) and either writes the contents of data bus into address register or places the contents of address register onto data bus.

During DMA cycles (master mode) the Read I write logic generates the Its read and memory write (DMA write cycle) or Ilo write and memory read (DMA read cycle) signals which controls the date to angle blw peripherals and only.



A.P. SHAH INSTITUTE OF TECHNOLOGY

Department of Computer Science and Engineering **Data Science**

Academic Year: 2022-23 Class/Branch: SE

Semester: IV

Subject: MP

DMA channels:

8257 has 4 identical channels labelled (Ho to CH3

Form Ito devices can be connected, one each on these channels.

Each channel has 4 components:


a) Address Regutes b) Terminal Count Register of DRED and SDACK.

a) DMA address register (16 bit)

MP initializes this register with the starting address of. the DNA transfer (ic the first mly location to be accessed).

Note: - DMAC on only produce a 16 bit address whereas the actual address is 20 bit. Hence the upper 4 bits of the address have to be still produced by the LEP.

It is necessary to load a valid to bet mly address in the DNA address register before channel is enabled.



Thereafter after each byte is transferred the address gets incremented (or decremented depending on the mode selected by the programmer).



A.P. SHAH INSTITUTE OF TECHNOLOGY

Department of Computer Science and Engineering
Data Science

Academic Year: 2022-23 Class/Branch: SE Semester: IV

Subject: MP

b) Terminal Court Register (16 bit)

The value loaded into the lower order 14 bits (C13-(0))
of the TC register is the no. of DMA cycles minus one.
ie, up initializes the register with 14 bit count (N-1) of the DMA transfer.

Thereafter as each byte is transferred the count gets decremented. This repeats till the count becomes 0, also called Terminal count (TI).

The higher & bits are used to decide the type of DMA operation to be performed (DMA verify, DMA Read, DMA write)

Tj	To	Cis	C12	Cii	C10	C9	Cs	Cz	· Ca	Cs	C4	C ₃	C2	Cı	Co
F		+				14 bi	t bin	ary c	ount	(N-1	1)				1

T,	To	Type of operation
0	0	DMA Verify cycle
0	1	DMA Write cycle
1	0	DMA READ cycle
1	1	Illegal

It is necessary to load count for DMA cycles and operational code for valid DMA cycle in the TC register before channel is enabled.

IMA Read Cycle . DMAC becomes the bus master and it transfers data from memory to I/O. Hence in every transfer , the signals produced are MEMR and IOW



A.P. SHAH INSTITUTE OF TECHNOLOGY

Department of Computer Science and Engineering
Data Science

Academic Year: 2022-23

Semester: IV

Class/Branch: SE

Subject: MP

DMA write cycle:

On this cycle, when DMAC becomes the bus master, it transfers date from I to to mly. Hence in every transfer, the signals produced are IOR and MEMW.

DMA verify cycle:

On this cycle, DMAC becomes the bus master, it doesn't really loansfer any data. This is just used to verify the DMA process. The DMAC issues a HOLD, becomes bus master, issues acknowledgement to the Ilo olevice and so on.

C) DREQ

I lo device gues DREQ signal to the DMAC to sequest a DMA transfer.

It is given by DMAC to Ilo device, indicating that a DMA transfer is being performed.

Priority Resolver:

Priority is needed when several DNA channels get request (DREQ) from Ilo devices "simultaneously" for data transfer.

priority resolver decides which channel will be 'serviced' first and which one will become "pending".

There are a priority schemes: Brined priority

A.P. SHAH INSTITUTE OF TECHNOLOGY

Department of Computer Science and Engineering
Data Science

Academic Year: 2022-23 Semester: IV Class/Branch: SE Subject: MP

Fined Priority: This is the default made.

- . Channel O is the highest priority and Channel 3 is the lowert
- · Fixed priority causes Domination.

 If channel o and I are keeping or requesting all the time,

 then channel 2 and 3 will stawe and never get a chance.
- . To avoid this notating priority can be used.

Rotating Provity:

- · Hue once a channel is serviced it becomes the lowest prosty.
- . All channels below it rise up by one position in the prosty
- · As priorities more in a circular manner, it is called Rotating Priority.
- . It gives every channel a jair chance of being higher priority and hence prevents Domination.

Before CHO is serviced.

After CHO is serviced.

Highest	CH-O	- Active DMA request.
	CH.1	request.
	CH . 2	
howest	CH-3	

CH.1	Highest
CH-2	
CH-3	
CHO	Lowest



A.P. SHAH INSTITUTE OF TECHNOLOGY

Department of Computer Science and Engineering
Data Science

Academic Year: 2022-23

Semester: IV

CuhiastaMP.

Class/Duanah. CT

Fined Priority: This is the default made.

- . Channel O is the highest priority and Channel 3 is the lowest
- Fixed priority causes Domination.

 If channel 0 and 1 are keeping or requesting all the time,

 then channel 2 and 3 will stave and never get a chance.
- . To avoid this notating priority can be used.

Rotating Provity:

- · Here once a channel is serviced it becomes the lowest prienty.
- . All channels below it use up by one position in the prosty
- . As priorities more in a circular manner, it is called Rotating Priority.
- . It gives every channel a fair chance of being higher priority and hence prevents Domination.

Before CHO is serviced.

After CHO is serviced.

Highest	CH-O	- Achie DMA request.
	CH.1	request.
	CH . 2	
howest	CH-3	

CH-1	Highest
CH-2	
CH3	
CHO	Lowest



A.P. SHAH INSTITUTE OF TECHNOLOGY

Department of Computer Science and Engineering
Data Science

Academic Year: 2022-23

Semester: IV

Cubiant. MD

Control Logic and Mode Set Register:

It generates the internal control signals for DNAC.

It has 2 registers


1. Mode set Register - programmed by up to configure 8257.

a. Status Register - read by up to check which channels have reached terminal count condition and status of update flag.

Mode Set Register: -

The least significant of bils of Mode set Register allows to enable each of the 4 channels.

Most significant 4 bits allows 4 different options for 8257



Mode set register

Bit 0 ... 3 Channel Enable

1 = Enable respective DMA channel.

0: Disable



A.P. SHAH INSTITUTE OF TECHNOLOGY

Department of Computer Science and Engineering Data Science

Academic Year: 2022-23 Class/Branch: SE

Semester: IV

Subject: MP

Bit 4: Rotating Property

1: Rotating Priority
0: Fined Priority

Bit 5: Entended Wante

1: Entended water

0: Normal Write

Entended worth Mode: Here the write control signal gets activated one T-state in advance. This is similar to the Advanced write signals of 8086 Maximum Mode.

Bit 6: TC Stop

1: Enable TC stop mode

0: Disable

If the TC stop by is set, a channel is disabled, after the terminal count of goes high this automatically preventing further DMA operations on that channel.

Bit 7: Auto load

This mode is applicable only for channel 2. When this mode is enabled the address register and count of channel 2 are stored as backup in Channel 3 registers. This mode is used to do repetitive transfers.



A.P. SHAH INSTITUTE OF TECHNOLOGY

Department of Computer Science and Engineering **Data Science**

Academic Year: 2022-23

Semester: IV


Class/Branch: SE

Subject: MP

After every byte is transferred, channel a registers keep changing but channel 3 registers maintain the original values.

When channel & reaches TC, there is automatic reload of address and count information from channel 3 registers to channel a registers and the DMA transfer restarte.

Status Register:



The TC status but if one indicates terminal count has been reached for that channel.

The TC bit remains set until the status register is read or 8257 is reset.

The update flag bit, if one indicates CPU that 8257 is enecuting update cycle. In update cycle 8257 loads parameters in channel 3 to channel 2.