

CSC405 MICROPROCESSORS

80386 FUNCTIONAL BLOCK DIAGRAM/ARCHITECTURE

OBJECTIVE







Ques.	Design 8086 based minimum mode system for
	factorism of the
	i) 256 KB ROM using 32 KB x8 devices
33443	i) 256 KB ROM using 32 KB x8 devices ii) 512 KB RAM using 64 KB x8 devices iii) Support to 15 Tolors and
	iii) support top 15 Intercepts
	iii) support top 15 Intercepts iv) 2-NOS., 8 bit parallel port.
1000	THE TOTAL CONTRACTOR OF THE PARTY OF THE PAR

J/o Map:- spit for 2 sparallel post -> 1 8255 chip												
for 15 interupts -> 2 8259 21 Master, I slave												
2 Pup		1	10)	C	Addr.	Bers		-11		Address		
21	Clip	AZ	A 6	As	Ay	A3 !	A ₂	A	Ao			
8255	PA	1	0	0	0	0	0	0	0	180H		
	PB	1	0	0	0	0	0	1	0 .	82 4		
(Even	PS	1	0	0	0	0	11	0	0	84 4		
	- CW	1	0	0	0	0	11	1	, 0	864		
8259	TCW1	0	1	1	0	0	0	0	0	60 H		
(Evenk)	Iew2	0	1	1	0	0	0	11	1,0	624		
138	I(w)	0	1	1	0	0	0	0	1	614		
\$259 HB	Icw 2	10	, 1	1	0	0	0	11	1 1	634		
	1 2					77-						

O 80386 is a 32 bit processod

3 80382-32 bit ALU in one cycle

3 32 bit data bus.
4 mby locations
4 chips

(4) 80382 has a 32 bit address bus

2 20 2 20 2 20 - 10B 2 30 > 16B //

326t additum 2 cycles 2 chys

16,20 nl/2 mt 233 mt 2 EMHZ, frequencies 80386 was released in

SX SX (single Execution)

Execution

16 bit data bus

procured in SX & DX DX (Orble Execution speed) 32 bit date by 2 banks μως banks ΒΕ3 ΒΕ2, ΒΕ1, ΒΕD BHE GBLE 4 bytes were pufelch 2 bytes 7 pipeling 16th data by len gath dynanuc dete bus > (32 Int)

Bus Interface Unit Encutor Unit Sett = Serode remember 64 TB) of virtual my Vistual addron > physical Protection Mechanism

80386

8086 7 spenty address Programmer is not allowed to only address priviledge of phent & kennel 3 5 loves > wer program Multitarking - higher performance - No addressing - 16 Int Ilo address 3 2th



