

Parshvanath Charitable Trust's

A. P. SHAH INSIMIUMD OF TECHNOLOGY

(Approved by AICTE New Delhi & Govt. of Maharashtra, Affiliated to University of Mumbai) (Religious Jain Minority)

DEPARTMENT OF COMPUTER SCIENCE AND ENGINEERING DATA SCIENCE $\underline{\textbf{UNIT TEST-I-Solution}}$

Class: SE Semester: III Subject: DLCA

Q.	Questions	Marks
No.		
Q.1	Attempt any Two.	
No.		[05]
	$ \frac{2 2 0 }{2 2 0 } = \frac{0.428 \times 2}{0.856} = \frac{0.428 \times 2}{0.856 \times 2} = \frac{0.428 \times 2}{0.$	


Compute $Y = \overline{A}BC + A\overline{B}C + AB\overline{C} + ABC$. (b) [05] (b) ABC + ABC + ABC + ABC = ABC + ABC + AB \{\text{-} A + A = 1}\} $= \overline{A}BC + A(B+BC)$ $= \overline{A}BC + A(B+C) \qquad \{ : A+\overline{A}B = A+B \}$ $= \overline{A}BC + AB + AC$ $= B(\overline{A}C+A) + AC$ = B(A+C) + AC = AB+BC+ACDetermine octal, binary and hexadecimal code for the given number (1473.45)₁₀. [05] (c)

	50	nution:	to Binory	1	
1)_	Lu	Savarang	J		
	2	1478 1	0.45×2	0.9	0
	2	736 0	0.9×2	1.8	1
VI	2	368 0	0.8×2	11-6	11
	9	184 0	0.6 × 2	1.2	1
	9	92 0	0.2×2·	0.4	0
	2	46 0	0.4×2	0.8	0 1
	2	23 1			
	2	11 1	100 (17)	. (-011	100)
	2	5 t	1 37 - 1		
	2	2 0		011100	0001.0
	2	1 1 ,	a last a safe a safe a	dia di	7
		0		4	*

	8 8 8 8 8 8	1473 1 184 D 23 7 2 2 D (27 Wimal to Head	0·2×16 3·2 3 0·2×16 3·2 3 (7333)16					
		-	.: (5121.7333)16					
			(561.7333)16					
	Н							
(d)	Compute Y	= AB + A(B+C)) + B(B+C)	[05]				
Q.2	1> $AB + A(B+c) + B(B+c)$ = $AB + AB + AC + B \cdot B + BC$ = $AB + AC + B + BC$ = $B(A+1+c) + AC$ = $B \cdot 1 + AC$							
	-		1 1 1 (7) - (2)	F103				
(a)	Illustrate Boo	oths multiplicati	on algorithm and solve $(-7)_{10} \times (3)_{10}$.	[10]				

BOOTHS ALGORITHM

The booth algorithm is a multiplication algorithm that allows us to multiply the two signed binary integers in 2's complement, respectively. It is also used to speed up the performance of the multiplication process. It is very efficient too.



Working on the Booth Algorithm


- Set the Multiplicand and Multiplier binary bits as BR and QR, respectively.
- 2. Initially, we set the AC and Qn+1 registers value to 0.

- SC represents the number of Multiplier bits (QR), and it is a sequence counter that is
 intialised to the value n which is number of multiplier bits and in the algorithm it is
 continuously decremented till it reaches to 0.
- A Qn represents the last bit of the QR, and the Qn+1 shows the incremented bit of Qn by 1.
- On each cycle of the booth algorithm, Q_n and Q_{n+1} bits will be checked on the following parameters as follows:
 - i. When two bits Q_n and Q_{n+1} are 00 or 11, we simply perform the arithmetic shift right operation (ashr) over AC , QR and Q_{n+1}
 - ii. If the bits of Q_n and Q_{n+1} is shows to 01, the multiplicand bits (BR) will be added to the AC (Accumulator register). After that, we perform the right shift operation over AC, QR and Q_{n+1} .
 - iii. If the bits of Q_n and Q_{n+1} is shows to 10, the multiplicand bits (BR) will be subtracted from the AC (Accumulator register). After that, we perform the right shift operation over AC, QR and Q_{n+1} .
- After every right shift operation the sequence counter is decremented and the operation continuously works till the sequence counter value reaches 0.
- 7. Results of the Multiplication binary bits will be stored in the AC and QR registers.

```
QP = Qn+1 (+-
        AC
     0000
            1001
SR
           1100
SR
     1010 1100
     11010110
SR
             1011
  check if the MSB = 1 or O.
  if MSB = 1 > Invalid ANS. >> 2's Complement
   if MSB = 0 > Valid ANS
   1110 1011
  1's Complement > 0001 0100
2's Complement > 0001 0101 => -21
```

(b) Illustrate Non-Restoring method of binary division with algorithm and divide (12)₁₀ by (3)₁₀.

[10]



```
Dividend = 12 7 1100 7 0
Divisor = 3 -> 0011
    B = 00011 ; B+1 = 11101 --
A = 00000

count(n) = 4
count (n) = 4
     AQ
    00000 1100
    00001 1000
LS
                        yde 1
    +ve, ALO >NO > A-B
    00001
A-B
   +11101
     11110 1000
    - VE , ALO -> YES -> Q = 0-
     11110 1000
   11101 000 🗆
    -ve ALO >Yes > A+B
                        yde 2
    11101
    + 000011:
    770000
    +ve, A 20 + No => Q0=1
      00000 0001
      00000 001
     +ve, ALO -> NO > A-B
                         yde 3
     + 11101
A-8
     -ve, ACO > yes > Qo = 0
       11 1010000
      11010 010
  LS
```

```
(85.125)10 -> Binary by continuous
 0.125 -> 001 -> [continuous]

by 2

ontinuous multiplication]
  (85.125)10 = (1010101,001)2
Shift the binary point exactly after the 1st bit.
= (1.010101001) x 26)

Mantissa

[26 because the binary point is shifted by
  0-7 E. = E=6
(i) Single precession
·sign > +ve > 0
· E' = E + 127 > E+
 E' => 6+127 = 133
   Convert (133) 10 to binay.
   (133)10 -> (10000101) -> E'
 (85.125) is +ve no.
  . Sign bit is O.
```

ii. $(DDCC)_H + (BBAA)_H$ without converting to any other base.

$$(2) (PDCC)_{H} + (BBAA)_{H} = (?)_{H}$$

$$(13)_{H} (13)_{H} (12)_{H} (12)_{H}$$

$$(11)_{H} (11)_{H} (10)_{H} (10)_{H}$$

$$(11)_{H} (11)_{H} (10)_{H} (10)_{H}$$

$$(11)_{H} (11)_{H} (10)_{H} (10)_{H}$$

$$(12)_{H} (10)_{H} (10)_{H}$$

$$(12)_{H} (10)_{H} (10)_{H}$$

$$(12)_{H} (10)_{H} (10)_{H}$$

$$(12)_{H} (10)_{H} (10)_{H}$$

$$(13)_{H} (13)_{H} (12)_{H} (12)_{H}$$

$$(14)_{H} (10)_{H} (10)_{H}$$

$$(15)_{H} (12)_{H} (10)_{H} (10)_{H}$$

$$(16)_{H} (10)_{H} (10)_{H} (10)_{H}$$

$$(17)_{H} (10)_{H} (10)_{H} (10)_{H}$$

$$(18)_{H} (10)_{H} (10)_{H} (10)_{H}$$

$$(19)_{H} (10)_{H} (10)_{H} (10)_{H}$$

$$(11)_{H} (11)_{H} (10)_{H} (10)_{H} (10)_{H}$$

$$(12)_{H} (10)_{H} (10)_{H} (10)_{H}$$

$$(12)_{H} (10)_{H} (10)_{H} (10)_{H}$$

$$(12)_{H} (10)_{H} (10)_{H} (10)_{H}$$

$$(13)_{H} (13)_{H} (12)_{H} (10)_{H} (10)_{H}$$

$$(14)_{H} (10)_{H} (10)_{H} (10)_{H}$$

$$(15)_{H} (10)_{H} (10)_{H} (10)_{H}$$

$$(15)_{H} (10)_{H} (10)_{H} (10)_{H}$$

$$(15)_{H} (10)_{H} (10)_{H} (10)_{H}$$

$$(15)_{H} (10)_{H} (10)_{H} (10)_{H}$$

$$(16)_{H} (10)_{H} (10)_{H} (10)_{H}$$

$$(17)_{H} (10)_{H} (10)_{H} (10)_{H}$$

$$(18)_{H} (10)_{H} (10)_{H} (10)_{H}$$

$$(18)_{H} (10)_{H} (10)_{H} (10)_{H}$$

$$(19)_{H} (10)_{H} (10)_{H} (10)_{H} (10)_{H}$$

$$(19)_{H} (10)_{H} (10)_{H} (10)_{H} (10)_{H}$$


$$(19)_{H} (10)_{H} (10)_{H} (10)_{H} (10)_{H} (10)_{H}$$


$$(19)_{H} (10)_{H} (10)_{H}$$

Q.3	Attempt any One.	
(a)	Implement Half adder and Full adder with the help of truth table, boolean expressions, K map and basic gates.	[10]
(b)	Implement 8:1 Multiplexer and 1:8 Demultiplexer with the help of truth table.	[10]
	HALF ADDER: → It is a combinational logic ckt with 2 yp's and 2 olp's.	
	-> It is the building block for addition of a single bit nos.	
	-> This ckt has 2 olp's namely carry	
	A \rightarrow Sum(9) A \rightarrow S Cassy B \rightarrow (assy(c) 0 \rightarrow	
	K map for sum. Kmap for carry	
	AB AB	
	$S = A\widehat{B} + \widehat{A}B$ $C = AB$ $= \widehat{A} \oplus B$	
	Implementation.	
	$B = A \oplus B$ $C = AB$	
	A B Sum	
	Carry	


FULL ADDER.

- -> To overcome drawback of half adder ckt, a single 3 bit adder ckt called full adder is developed.
- and carry cin.
- -) It is a 3 Up and 2 olp combinational ckt






kmab for sum



K map for Cout



(out = AB + Acin+Bcin

S = ABCin + AB Cin + ABCIN + ABCIN

= A @ B @ Cin

Implementation.

