



80386

Features:

- ① 80386 is a 32 bit processor. (8086 - 16 bit μP)
- ② 80386 has 32 bit ALU i.e. 32 bit operations can be performed in one cycle. {eg. Add 2 32 bit numbers?}
(8086 - 16 bit ALU)
- ③ 80386 has 32 bit data bus. It can transfer 32 bit data in one cycle.
32 bit data is stored in 4 locations. To read these 4 consecutive locations in one cycle, they cannot be in one chip. They will be spread across in 4 chips.
So there are 4 memory banks.
(8086 - 16 bit data in one cycle i.e. 16 bit data bus and 2 mly banks).
- ④ 80386 has 32 bit address bus. 8086 - 20 bit address bus
It can access $2^{32} = 4$ GB memory. $2^{20} = 1$ MB memory.
- ⑤ 80386 can operate on 16, 20, 25, 33 MHz frequency. The higher the clock frequency, the more expensive the version is.
(8086 - 6 MHz)



Academic Year: 2022-23

Class/Branch: SE

Semester: IV

Subject: MP

⑥ 80386 was released in 2 versions: SX and DX.

SX (Single Execution Speed)

Released with a 16 bit data bus
Due to 16 bit data bus, execution speed is lower. Hence the name SX.

Released for those who wanted to upgrade an 8086 processor.
Since 8086 has 16 bit data bus, 80386 SX is compatible.

16 bit transfer requires 4 memory banks.

Has 4 bank enable signals:
 $\overline{BE}_3, \overline{BE}_2, \overline{BE}_1, \overline{BE}_0$

2 bytes are fetched once in the pipelining queue.

Data bus is only of 16-bits.
 $\overline{BS16}$ signal is not useful.

Used for low cost mly and I/O system design.

DX (Double Execution Speed)

Released with a 32 bit data bus
Due to 32 bit data bus, the execution speed is higher. Hence the name DX.

Released for the new customers.

32 bit transfer requires 4 memory banks.

Has 2 bank enable signals
 \overline{BHE} and \overline{BLE} .

4 bytes are fetched once in the pipelining queue.

Has dynamic data bus sizing of 16 bit and 32 bit databus using $\overline{BS16}$ signal.

Used for high performance




Academic Year: 2022-23
Class/Branch: SE

Semester: IV
Subject: MP

⑪ 80386 allows multitasking using timesharing.
Here several tasks can execute simultaneously by taking a small time slice of the μP , this gives higher μP performance.

⑫ I/O addressing.
80386 uses a 16 bit I/O address and hence can access up to 2^{16} i.e., 65536 I/O devices with address 0000h ... FFFFh.

80386 Architecture / Functional Block Diagram





80386 architecture is divided into 5 independent units.

Bus Unit (Bus Interface Unit)

The bus unit is responsible for transferring data in and out of the μP .

It is connected to the external memory and I/O devices, using the system bus.

It gets requests from Prefetch unit for fetching instructions and from execution unit for transferring data.

If both requests occur simultaneously, precedence is given to execution unit.

Prefetch Unit

The prefetch unit fetches further instructions in advance to implement pipelining.

It fetches the next 16 bytes of the program and stores it into the Prefetch Queue.

It refills the queue when at least 4 bytes are empty as 80386 has a 32 bit data bus.

During a branch, the instructions in the queue are invalid and hence are discarded.



Academic Year: 2022-23
Class/Branch: SE

Semester: IV
Subject: MP

Decode Unit

80386 iUP has a separate unit for decoding instructions called the Decode Unit.

It decodes the next three instructions and keeps them ready in the Decode Queue.

During a branch, the instructions in the queue are invalid and hence are discarded.

Execution Unit

Execution unit performs the main task of executing instructions. Normally, execution requires arithmetic or logic operations performed by a 32 bit ALU.

It also has dedicated circuits for 32 bit multiplication and division.

A 64 bit barrel shifter is also provided for faster shifts during multiplication and division.

Operands for the ALU can either be provided in the instruction or can be taken from memory or could be taken from the 32 bit registers like EAX, EBX etc.

Additionally, there is a 32 bit flag register (EFLAGS) giving the status of the current result.



Academic Year: 2022-23
Class/Branch: SE

Semester: IV
Subject: MP

Memory Unit:

The memory unit converts Virtual Address (logical address) to Physical Address.

80386 μ P implements 64 TB of Virtual Memory using Segmentation and Paging. Hence the memory unit is sub-divided into Segmentation Unit and Paging Unit.

Segmentation is compulsory, while Paging is optional.

The Segmentation Unit converts the logical Address into a Linear Address.

The Paging Unit converts the Linear Address into a physical Address.

If paging is not used, then the linear Address itself is the Physical Address.