THE REPORT OF THE PERSON OF TH

PARSHVANATH CHARITABLE TRUST'S

A.P. SHAH INSTITUTE OF TECHNOLOGY

Department of Computer Science and Engineering
Data Science

Memory Interfacing

Interfacing:

Although nucroprocessors are very powerful and can carry out many functions, in order for it to be useful it has to be built into a system such as a micro computer, along with other peripherals such as memory and input output units. The technique of connecting their peripherals to the microprocessor is called interfacing.

up has only one set of addrew and data lines to be used by all the peripherals. This means that the interfacing technique should include some the interfacing technique should include some sort of scheme to select the peripheral device sort of scheme to communicate with the up that is required to communicate with the up while at the same time isolating all other while at the same time isolating all other connected to the up all the time.



A.P. SHAH INSTITUTE OF TECHNOLOGY

Department of Computer Science and Engineering Data Science

8086 Memory Designing/Interfacing 8086 has I NB memory Designing a mly interface for a MP consists of the following steps: 1) Decide the size of the only required and the address range it should occupy (Memory Map). 2) Chase the type of mly device to be used based on cost and other conditions such as speed, availability etc (RAM, EPROM etc) 3) Based on this information, we now know how many chips of the chosen device are needed to give the eleguised mly size. Then design the circuitry C Memory Address Decoder) that will enable the mby to communicate with the up whenever up initiales either a sed or write eyele and disables it at If the mly consists of more than one chip, only the appropriate chip or chips should be enabled. 1) while interspecing my to 8086 ensure that atteast 4K & ROM is available in the beginning locations - starting at 00000H as IVT is stored in this location.



A.P. SHAH INSTITUTE OF TECHNOLOGY

Department of Computer Science and Engineering
Data Science

2) While interfacing mly to 8086 ensure that atleast 4k of ROM is available in the last locations - ending at location FFFFFH. This is due to the fact that on RESET the first instruction is encuted from location FFFFOH.

The 2K rustriction is because the smallest mly chip available is 2K. 2K E and 2K O adds upto 4K.]

PEFFET RAM

The stacking address of RAM is known.
But for ROM, the stocking address is to be calculated.

How? Subtract the size of Rom from the ending address of Rom.

For eg. 128 KB EPROM using 64 KB chips

No. of chips = Required = 128 KB = 2 chips.

Avoidable 64 KB

128 kB = 128 x 1K = $2^{4} \times 2^{10} = 2^{17}$ (0001 1111 1111 1111) Starting address = FFFF

= FFFFF LFFFF ROOOO

A.P. SHAH INSTITUTE OF TECHNOLOGY

Department of Computer Science and Engineering **Data Science**

Subject: Microprocessor

Design a 8086 based maximum mode system having 32 KB EPROM wing 16 kB chip's and 128 kB RAM wing 32 kB chips. EPROM

> Required = 32 kB Available = 16 kB No of chips = 2

Starting address of EPROM : FFFFFH - Size of EPROM (32 KB) Sa kB = 25 x 2 10 = 25 Put is ones and mate them into sets of 4

0111 1111 1111 = FFFF

FFFFF TFFFF F8000

Size of a single EPROM chip = 16 KB = 16 X 1K = 24x210 = 214 ... 14 address lines (A14 . . . A1)

Note - Me never gives to inside any chip (because it is used for banking). So address lines are from A14. A1.

RAM

No of chips - Required - 128 = 4 chips.

Size of a single RAM chip - 32 KB = 25 x 1K = 215 -1.15 Addrew lines (A15 -... A1)



A.P. SHAH INSTITUTE OF TECHNOLOGY

Department of Computer Science and Engineering
Data Science

| Memory | _ | | | - | - | _ | _ | 1000 | ME | ldre | | 10000 | - | - | - | - | - | /// | | ter: IV | |
|---------|-----|----|----|----|----|----|----|------|----|-------|-----|-------|---|---|---|---|---|-----|---|---------|-------------------|
| Chip | A19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | | 11111 | 2.2 | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | AO | Memory Address |
| | | | | | | | | | | | | | | | | | | | | | |
| RAM 1 | 0 | 0 | Ö | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00000H |
| (LB) | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | OFFFEH |
| RAM 2 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 00001H |
| (HB) | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | OFFFFH |
| RAM 3 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 10000H |
| (LB) | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1FFFEH |
| RAM 4 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 10001H |
| (HB) | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1FFFFH |
| EPQIM1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | F8000H |
| (LB) | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | FFFFEH |
| | | | | | | | | | | | | | | | | | | | | | |
| EPQOM 2 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | F8001H |
| (HB) | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | FFFFFH |

Note: - Memory map is a graphical representation of the total available mly in a live system and how it is used it, it shows all the chips, their starting and ending addresses.

MAP always begins with RAM.



A.P. SHAH INSTITUTE OF TECHNOLOGY

Department of Computer Science and Engineering
Data Science

Subject: Microprocessor

Semester: IV

RAMI begins at 00000 H.

RAMI ends ? > make AI - AIS all ones (keep others as it is).

Keeping Ao = 0 (even bank), and doing this, all the addicases

In this chip are even addresses.

So in the next RAM chip, all addresses are odd.

So RAM2 has Ao = 1.

RAM2 begins at 00001 H

RAM2 ends: OFFFH

Together RAMI and RAM2 make a band.

A band is a corresponding set of lower bank (KB) and higher bank (HB).

Now the next band will start from the next address. Ie, we finished at OFFFFH:

OFFFFH + 1 10000 + next address.

We have total 6 chaps in the interfacing circuit.

At time only 2 chaps (one band) will be selected.


The higher byte of the address identifies which band is selected.



A.P. SHAH INSTITUTE OF TECHNOLOGY

| Address Address |
|--|
| OFFEE H g 1st band 09234 belongs to 1st band |
| |
| 10000 3 and band 19234 belongs to 2nd band. |
| |
| FOODS 3rd band £9234 belongs to 3rd band. |
| So to identify that the address belongs to which band, consider the higher 4 bits of the address. |
| consider the higher 4 bits of the address. |
| Since we are using a 3 & decoder we need to take 3 |
| Since we are using a 3:8 decoder, we need to take 3 consecutive lenes from the higher byte such that they have different patterns for different bands. |
| have different patterns for different bands. |
| So A18, A17, A16 Is relected. |
| When AIR AIR AIG = 000, Yo is activated and 1st band will |
| be selected if we give to to to to CS (Chip select) of first |
| Dand : SA IL WIT OPPLATORY CON IN THE |
| But at times, we want to perform 8 bit operations. |
| re, 3 options are required. |
| 1) Select only lower bank |
| 2) select only higher bant |
| 3) Select 65th Banks. |
| BHE AO Action |
| O D Both O I trigner Bank I O Lower Bank |
| 1 0 hower Bank |

A.P. SHAH INSTITUTE OF TECHNOLOGY





A.P. SHAH INSTITUTE OF TECHNOLOGY

Department of Computer Science and Engineering
Data Science

Subject: Microprocessor

Semester: IV

Memory address decoding circuit utilises the address Lines of the UP to generate the signals that enable the appropriate memory chips.

Note: -

For RAM -> A1-A15 have gone inside the chip. I Hence these can't for EPROM-> A1-A14 have gone inside the chip I be used for decoder.

Only of you get a condition where you don't find common lines which can differentiate the bands, use the lines which go inside the chip.

Sometimes, you don't find different patterns for all bands

- · Sometimes, we get different decoder olps for all bands
- · Sometimes, we get one decoder of p for & bands. Then splitt for the & bands.
- · Sometimes you get 2 decoder of for the same band, then combine them for one band.


Note: - If only A18, A17 and A16 are used in the generation of this scleet (ie, only few bits of higher address line), it is called partial decoding.

If A16, A17, A16, A19 and A15 are also used in the generation of the select (ie, all higher address lines are used), then it is called absolute decoding.

A.P. SHAH INSTITUTE OF TECHNOLOGY


Department of Computer Science and Engineering Data Science

How to split a common decoder of p to select a band? - Air, Air, air air common for band! and band 2. So look for neighbouring lines that differentiate the 2 bands. Here Air differentiates band! and band?





A.P. SHAH INSTITUTE OF TECHNOLOGY



A.P. SHAH INSTITUTE OF TECHNOLOGY

Subject: Microprocessor

Semester: IV

| On the | same pro | bler | | |
|----------|----------------|-------|-------|-----|
| Design o | 2 8086 ba | oed 1 | nan m | ode |
| | | | | |
| the foll | working owing: | | | 0 |

- · 32 ks EPROM wing 16 to cheps.
- . 128 KB RAM using 32 KB chips
- . Two 16 bit i/p 4 Two 16 bit of ports , all interrupt driven

Ilo May >

Note: If direct addressing I fined addressing is asked, then use 8 bit address like 80 H (Ao - A7)


If Indust addressing | Vonable port addressing is mentioned,

then we 16 bit address

like 0080H

(A19-A0)

| 1/0 | | | 10 | | | A | dar | 655 | Big | 德 | | | | | | | 1/0 |
|---------|----|----|----|----|----|----|-----|-----|-----|-------------|---|---|----|---|---|----|--------|
| Prot | AL | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | AO | Addre |
| 8255 LB | | | ī | | | Ī | ī | | Г | | | | | | 7 | | |
| Port A | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0060F |
| Port B | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 00628 |
| Port C | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | Ŧ | 1 | 0 | 0 | 1 | 0 | 0 | 00641 |
| C Word | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 00668 |
| 8255 HB | | | | | | | | | 7 | | | | ſ | | | | |
| Port A | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | \tilde{k} | 1 | 0 | 0 | 0 | 0 | 1 | 00611 |
| Port B | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0. | 0 | i | 1 | 0 | 0. | 0 | 1 | 1 | 00631 |
| Port C | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | i | 0 | 1 | 00651 |
| C Word | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | î. | 1 | 0 | 0 | 1 | 1 | 1 | 0067H |
| 9255LB | | | | | | | T | Ī | | ī | | | | Ī | Ī | | |
| Port A | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | İ | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0080H |
| Port B | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0082H |
| Port C | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0084H |
| C Word | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 18 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0086H |
| 8255 HB | | | | 3 | | | | | m | | | | | | | | |
| Port A | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | t | 008114 |
| Port B | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1. | 0083H |
| Port C | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0085H |
| C Word | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0087H |





A.P. SHAH INSTITUTE OF TECHNOLOGY

Subject: Microprocessor

Note: - Address decoding is of 2 types [Partial Absolute

Semester: IV

Absolute | Enhaustive Decoding

In this type of scheme all the ao bits of 8000 address bus are used to select a particular location in mly chip.

Advantages: -1) Complete address utilization

2) Ease in future empansion

2) No bus contention, as all

addresses are unique.

Disadvantages:- 1) Incleased hardware and cost

a) Speed is less due to increased delay.

Used in large systems:

Partial Decoding

In this scheme minimum no gladdrew lines are used as requested to select a mly location in a chip (ie, all lines are not used)

Advantages - Biople, cheap and fast.

Disadvantages - 1) Uncetilized space &
multiple mapping

Used in small systems.

In small systems, the blue for the decoding togac can be eliminated by using individual higher order address lines to relect mly chips.

Design an 8086 based minimum mode slm working at 6MH2 having the following:

128 tB EPROM wing 32 tB chips.

128 tB RAM wing 64 tB chips.

A.P. SHAH INSTITUTE OF TECHNOLOGY


Department of Computer Science and Engineering
Data Science

Subject: Microprocessor Data Science

| | Contract of the | U | | | ı | m | | | | -10 | | | | | | | | | | _ | .5 | emester: |
|---------------------------------------|------------------|---|---|---|---|----|---|-----|----|-----|----|----|-----|----|---|----|----|-----|-----|---|----|----------|
| MAM. | | R | n | 4 | 1 | 15 | 4 | 118 | Į. | | i, | | į. | d] | | 10 | ı | 1 | ſ | | II | Address |
| lequired = 128 KB vailable = 64 KB | RAM 1 Begin | 0 | 0 | 0 | 0 | 0 | 0 | 0 | | | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 90000H |
| | RAM 1 End | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | | 1 | 1 | , | 1 | 1 | 1 | 1 | 0 | IFFEEH |
| o of chips = 128 | RAM 2 Begin | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 10 | 0 | 0 | 0 | 0 | ٥ | 0 | 0 | 0 | 1 | 00001H |
| = 2 chips | RAM 2 End | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | , | 1 | , | , | 1 | 1 | , | 1 | 1 | IFFFF H |
| e of single RAM chip | - | - | - | - | _ | | _ | | | L | L | L | | L | | L | | | | | | |
| 64 KB | EPROM 1 Begin | 1 | 1 | ı | ٥ | 0 | O | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | €0000 H |
| 64×1K | EPROM 1 End | 1 | 1 | ı | 0 | 1 | 1 | t | ŧ | ŧ | , | 1 | , | t | ı | 1 | 1 | , | 1 | 1 | 0 | EFFER |
| 26 × 210 k | EPROM 2 Begin | 1 | ı | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | E0001H |
| 6 Address lines | EPROM 2 End | 1 | t | 1 | 0 | 1 | 1 | t | 1 | 1 | 1 | , | 1 | 1 | 1 | t | , | ı | 1 | ı | , | €₹∓₩ |
| AI-AI6) | EPROM 3 Begin | 1 | 1 | ı | , | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | ٥ | 0 | 0 | 0 | 0 | Faccoн |
| equired = 100 to | EPROM 3 End | 1 | t | 1 | 1 | i | , | t | ſ | ι | t | ı | - 1 | 1 | | t | -1 | . [| . 1 | + | | FFFFEM |
| iguired = 128 EB | EPROM 4 Begin | 1 | ŧ | ı | t | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | ٥ | o | 0 | 0 | 0 | ι | Food H |
| o of chips = 128 | EPROM 4 End | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | FFFFFH |

Sue of single EPROM chip
= 25 x 2 to
= 215
2.15 Address lines
(A1 - A15)
Storting Address

FFFFF - IFFFF E0000



Dent of Computer D

A.P. SHAH INSTITUTE OF TECHNOLOGY

Department of Computer Science and Engineering
Data Science

Subject: Microprocessor

Semester: IV

Design an 80% based minimum mode slm working at 6 MHz having the following: 64 KB EPROM wing 16 KB chips.

Required = 256 KB

Available = 64 KB

No g chips = 256 = 4 chips.

Size of a single RAM chip = 64 kB = 26 x 1K = 26 x 210 = 216

.. 16 Address lines (A1 - A16)

EPROM

Required = 64 KB

Available = 16 KB

No g chips = 64/16 = 4 chips

Size of a single EPROM chip = 16 tB = 2 x 210 = 214

. . 1 Address lines (AI-AIA)

Starting Address:

F FFFF FFFF F0000






A.P. SHAH INSTITUTE OF TECHNOLOGY

Department of Computer Science and Engineering

Subject: Microprocessor

Semester: IV

| Actions | | | | | | | | Ade | freat | Him | | | | | | 3 | | | | Mani | Address |
|------------------|----|-----|----|-----|-----|----|-----|------|-------|-----|------|-----|-----|------|-----|-----|-----|----|----|------|--------------|
| come | 19 | 18 | 17 | 16 | 150 | 14 | 13: | 12 | 11 | 10 | 2 | | T. | 6 | 3 | 1 | 93 | E | | A0 | Address |
| RAM I Begin | 0 | . 0 | 0 | (0) | 0 | 0 | 0 | 0. | 0 | 0 | 0 | 0 | 0 | 0 | | 0 | 0 | | 0 | 0 | 000011 |
| RAM I End | 0 | 0 | 0 | 1 | 0 | t | 1 | 1 | 1 | 1 | t | 1 | 3 | | 1 | | t | 1 | 1 | 0 | 1FFFE |
| RAM 2 Begin | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | Ô | 0 | 0 | Đ | 0 | 0 | T. | 00001 |
| RAM 2 End | 0 | 0 | 0 | 1 | 1 | t | 1 | 1 | 1 | 1 | 1 | | 1 | 1 | 1 | 10 | 1 | i | 1 | 1 | IFFFF |
| RAM 3 Begin | 0 | D | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 2,0000 |
| RAM 3 End | 0 | 0 | 1 | t | 1 | 1 | 1 | 1 | t | 1 | U | N | 0 | 1 | L | 1 | 5 | 1 | 1 | 0 | SEFFE. |
| RAM 4 Begin | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | CI | 0 | 101 | | 0 | 0 | 100 | 0 | | | | 1 | 20001 |
| RAM 4 End | 0 | 0 | 1 | 1 | 1 | | 1 | 1 | | t | 1 | 1 | 10 | * | 1 | t | L | t | t | | SFFFF |
| Macrosy | | | | | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | C | 0 | FOCOS |
| EPROM I Begin | 1 | li. | 1 | | | | | | ١. | | 10 | 1 | 1 | 1 | 1 | 1 | 1 | i | 1 | 0 | FAFFE |
| EPROM 1 End | 1. | 1 | -1 | 1 | € | 1 | 3 | J.F. | 1 | t | 100 | ľ | 1 | 11 | 10 | | l°. | m | | | F000 |
| EPROM 2 Begin | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | OC | 0 | ١., | ı | | 1 | FAFF |
| EPROM 2 End | 1 | 1 | A | 1 | 0 | 1 | 1 | 1 | 1 | | 1 | I | 1 | 1 | 11 | 1 | t | 1 | 1 | 3 | N.3.51.043.5 |
| EPROM 2 | t | 1 | 1 | 1 | 1 | 0 | d | 0 | 0 | 0 | c | 2 0 | 0 | c | c | 0 0 | > 0 | 20 | 00 | 0 | F&ecc |
| Begin | | + | | | | | 1 | 1 | 17 | 1 | 5 13 | | | , | 1 | 8 1 | 1 | 1 | 1 | 0 | FEEF |
| EPROM 3 End | 1 | 1 | 1 | | 100 | | | | 1 | | m | 10 | m | Ш | ar. | | m | | | | J. CHARLES |
| EPROM 4 Begin | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | C | 15 | 3 6 | IK | 2 | 3 6 | 1 | | 0 | 1 | F800 |
| EPROM 4 End | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | ş İ | 1 | l) S | 1 | 1 | | E | 1 | 1 1 | FFFFF |



A.P. SHAH INSTITUTE OF TECHNOLOGY

Department of Computer Science and Engineering **Data Science**

Subject: Microprocessor

Semester: IV

(4) Design an 8080 based minimum mode system working at 10 MHE having the following:

16 KB EPROM wong 4 KB chips 64 KB RAM using 8 KB chips

EPROM

Required = 16 KB Available = 4 KB

No. g chips = 16 kB = 4.

Starting address of EPROM

16 kB = 214 0011 1111 1111 1111 1111 1111 1111

Size of 1 EPROM chip = 4 kB = 212 : 12 Address lines (A1 - A12)

Required = by EB

Available = 8 KB

No g chips = 8

Address lines:

Size & I RAM chip = 8 KB

- 13 Address lines (AI - AI3)



A.P. SHAH INSTITUTE OF TECHNOLOGY

Department of Computer Science and Engineering Data Science

Subject: Microprocessor

Semester: IV

| Memor | 1 | | | | | | | | | A | ddr | 35 1 | lies | Į | | | I | | Ø | | W | | | Semes | ń |
|----------------|---|----|-----|----|----|-----|----|----|-----|----|-----|------|------|---|-----|---|---|------|---|---|---|-----|-----|--------|----------|
| CHIP | | 10 | 18 | 17 | 1 | 1 | 5 | 14 | 13 | 12 | - | 10 | 100 | T | | , | 6 | 3 | 4 | 3 | 2 | 1 | AB | Addre | |
| RAM I Begin | | 0 | 0 | 0 | 0 | C | | 0 | 0 | 0 | 0 | 0 | - | | 0 0 | , | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 000003 | - |
| RAM 1 End | | 0: | 0 | O | 0 | 0 | | 0 | 1 | 1 | 1 | 1 | , | 1 | | | | 1 | 1 | ī | 1 | 1 | 0 | 03FFE | H |
| RAM 2 Begin | - | 0 | 0 | 0 | 0 | 0 | | 0 | 0 | 0 | 0 | 0 | 0 | (| 0 | | , | 0 | 0 | 0 | 0 | 0 | 1 | 000012 | ı |
| RAM 2 End | 1 | 0 | 0 | 0 | 0 | 0 | 8 | 0 | 1 | 1 | 1 | 1 | 1 | , | 1 | 3 | | 1 | 1 | 1 | ı | 1 | 1 | 03FFF1 | |
| RAM 3 Begin | 0 | , | 0 | 0 | 0 | 0 | 1 | | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 04000H | - |
| RAM 3 End | 0 | | 0 | 0 | 0 | 0 | 1 | | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | , | i e | 1 | 1 | 1 | 1 | 0 | 07FFEH | |
| RAM 4 Begin | 0 | | 0 | 0 | 0 | 0 | 1 | | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |) (1 | | 0 | 0 | 0 | 1 | 04001H | |
| RAM 4 End | 0 | | 0 | 0 | 0 | O | i | | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | | | 1 | 1 | 1 | 07FFFH | The same |
| RAM 5 Begin | 0 | 1 | 0 | 0 | 0 | 1 | 0 | | , , | 0 | 0 | 0 | 0. | 0 | 0 | 0 | 0 | 0 | | , | 0 | 0 | 0 | 08000H | |
| RAM 5 End | 0 | 18 | 0 | 0 | 0 | 1 | 0 | 3 | | | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | | 1 | 1 | 0 | 0BFFEH | |
| RAM 6 Begin | 0 | | 0 | 0 | 0 | 1 | 1 | 0 | 0 | | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 08001H | ı |
| End End | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | | 1 | 1 | OBFFFH | ı |
| AM 7 Begin | 0 | 1 | | 0 | 0 | 1 | 1 | 0 | 0 | 1 |) | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | | 0 | 0C000H | ĺ |
| AM 7 End | 0 | 0 | | 0 | 0 | 1 | 1 | 1 | 1 | 1 | | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | OFFFEH | ١ |
| AM 8 legin | 0 | 0 | | 0 | 0 | 1 | 1 | 0 | 0 | 0 | | 9 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.5 | 1 | 0C001H | |
| AM 8 End | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | | | | 1 | 1 | 1 | 1 | 1 | 1 | 1 | Ą | 1 (| FFFFH | |
| ROM Begin | 4 | 12 | 1 | | 1 | 1 | 13 | 0 | 0: | 0 | .0 | 0 | 0 | | 0 (| 3 | 0 | 0 | 0 | 0 | 0 | 1 |) 1 | FC000H | |
| ROM. End | 1 | 1 | 3 | П | | 1 | 10 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | ï | 1 | 0 | 8 | DFFEH | |
| ROM Segin | 1 | 3 | 1 3 | ľ | | П | 1 | 0 | 0 | 0 | | 0 | 0 | 1 | 1 6 | 1 | , | 0 | 0 | 0 | 0 | 1 | 1 | C00TH | |
| End | 1 | 1 | 1 | 1 | 1 | | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | | 1 | 1 | E | 1 | 1 | F | DEEFH | |
| egin | | * | | 1 | | | | E | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | ٥ | 0 | 0 | F | E000H | |
| ind | | 1 | 1 | 1 | | | Л | 18 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | | L | 1 | 1 | 0 | F | FFFEH | |
| egin I | | 1 | (R) | 1 | 12 | 100 | | 2 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |) | 0 | 0 | 1 | F | E001H | 0 |
| iod 1 | | 1 | 8 | 1 | 1 | | 1 | 1 | 1 | 1 | | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | | 1 | 1 | F | FFFFH | |



A.P. SHAH INSTITUTE OF TECHNOLOGY

