




## A.P. SHAH INSTITUTE OF TECHNOLOGY


Department of Computer Science and Engineering
Data Science

Academic Year: 2022-23 Class/Branch: SE Semester: IV

Subject: MP

Semester: IV





The main components of the aichitecture are as follows:

Control Logne:

8259 takes interrupts on IRO-IR, and gives the interrupt to

ELP ON INT PID: INT PID of 8259 is connected to INTR PID

of UP. In response UP gives INTA signal which is

received by INTA of 8259.

In the first INTA pulse, 8259 will determine the vector

number. With the sciend INTA 8259 will send the

vector no to the UP through the 8 bit data bus

The control logic is also used to control the remaining

blocks by sending internal control signals.



## A.P. SHAH INSTITUTE OF TECHNOLOGY

Department of Computer Science and Engineering
Data Science

Academic Year: 2022-23 Class/Branch: SE Semester: IV

Subject: MP

Read I write hogic:

It is used to accept the RD, WR, Ao and CS, signal.

TOR and TOW of up is connected to RD and WR of 8259.

It is also used to hold some of the Initialization Command Words (ICW's) and the Operational Command Words (OCW's).

Ao is used to identify the commands.

OS is used to select the 8259 chip.

Note: - when 8259 gets an interrupt, the interrupt is not directly sent to up. 8259 checks whether the interrupt should be sent to up or be discarded. For this purpose it has 4 registers:

- Interrupt Request Register (IRR)

- Interrupt Mask Register (IMR)
- In-service Register (InSR)
- Priority Resolver

Pronty resolver takes input from the 3 registers and deades whether the interrupt should be sent to up or held back or discarded.



## A.P. SHAH INSTITUTE OF TECHNOLOGY

Department of Computer Science and Engineering
Data Science

Academic Year: 2022-23 Class/Branch: SE Semester: IV

Subject: MP

Interrupt Request Register (IRR)

THE PARTY

Semester: IV

These lines are active high. By default, when no interrupt occurs these lines are at logic 0.
When an interrupt occurs the corresponding line becomes logic 1- and the corresponding bit in the DRR (8 bit register having one bit for each of the interrupt lines) is set. This bit reminds the processor that the interrupt is pending in the interrupt has occurred but not yet serviced. This bit will become 0 when up acknowledges this interrupt and responds by sending 1st INTA.

# Interrupt Mask Register (IMR)

It is an 8 bit register, which stores the masking pattern of the interrupts of 8259.

By default all 8 bits are zero, means no intersupt is masked.

The interrupts can be marked by the programmer by the ocwi command.

To mask a bit, the corresponding bit must be made a 1. Now, even if the interrupt occurs, it will not be sent to the up, irrespective of its priority.



# A.P. SHAH INSTITUTE OF TECHNOLOGY

Department of Computer Science and Engineering
Data Science

Academic Year: 2022-23

Semester: IV

Class/Branch: SE Subject: MP 9n-Service Kegister ( Insk) It is an 8-bit register which tells which interment is in When MP sends the 1st INTA signal the corresponding bit becomes I in the Insk indicating that from now on, this interrupt is being serviced. This bit must stay I till the end of the ISR. During this ISR, if any other interrupt occurs, the priority resolver compares its level (in IRR) with the interrupt which is being currently serviced (in InsR) Only if the new interrupt is of higher priority than the one currently being serviced, will 8259 send the new interrupt to MP. So this but must be cleared by the time the ISR is completed else 8259 will forever be under the impression that the ISR is still being serviced even though the MP has finished and moved on To clear this but from Insk, there are & options . In normal EOI mode (default mode) the programmer must give an End of Interrupt (EOI) command at the end of ISR. In auto EOI mode, this bit is cleared automatically in the for 8080 systems



# A.P. SHAH INSTITUTE OF TECHNOLOGY

Department of Computer Science and Engineering
Data Science

Academic Year: 2022-23 Class/Branch: SE Semester: IV Subject: MP

Assume up is servicing IRo (Highest proonty). UP has forwhed the ISR and there is no EOI command. UP will go to main program and continue but \$259 stays under the impression that still ISR of IRO is going on and hence no other interrupts will be serviced.

So it is necessary to give EOI command at the end of ISR.

The gives reliability that the interrupt is not lost thow?

Suppose The is not there, then priority resolver will directly look at the pins. Now if I ho and I h both are I, I ho will be serviced first as its priority is higher.

Suppose the ISR of IRO is taking too long. The device which has sent the request on IR, may not give active high pulse (logic 1) for that long time. It may give just one high pulse and again it goes to level o.

Once the ISR of IRo is served, priority resolver will check the pins again and will find that IR, is 0. It will not serve IR, and thus the interrupt is lost.

But with IRR register this will not happen as when an interrupt occurs, that but will become I and even it now the device goes to level 0, that but remains I. It will become 0 when its ISR is served. So IRR gives the reliability that interrupts will not be rost.



## A.P. SHAH INSTITUTE OF TECHNOLOGY

Department of Computer Science and Engineering Data Science

Academic Year: 2022-23 Class/Branch: SE

Semester: IV Subject: MP

Inonty Resolva:

It enamines the IRR I InsR and IMR to know which interrupts is

Co highest priority and should be sent to UP.

It checks IRR to know which interrupts have occured, IMR to know which interrupts are marked and Insk to know which interrupt is in service.

Note: - If the interrupt that has occurred is I highest priority amongst those that have occurred, is unmasted and is higher priority than the one currently being served, only then the interrupt will be sent to the up. So it is a two level provity mechanism.

for eg. Lets say that an interment occurred on IR and currently IR4 is being served, then pronty resolver will keep IRA as pending interrupt.

hels say there is a request on IRO and currently IR & is being served. Since IRo has higher priority than IR4, elp will stop stop ISR & IR4 and serve IRo first and then continue with

IR4.

Suppose

(IR4) Insk -> 5th bit is a 1

(IR3) IMR -> Athbit is a 1

IRR -> IR3 4 IR5 IS 1.

Priority Resolver first looks at IRR. IRS and IRraie 1. higher priority, IR is selected.



# A.P. SHAH INSTITUTE OF TECHNOLOGY

Department of Computer Science and Engineering
Data Science

Academic Year: 2022-23 Class/Branch: SE Semester: IV

Subject: MP

Now it looks in IMR, IR3 is masted . So IR3 will not be serviced.

New it again checks IRR

IRG will be selected

IRs is not masked

Now it looks at Irisk: IRy is being served but IRs is of lower priority. So IRs will become a pending interrupt:

Meanwhile suppose IR2 occurs, PR will check IMR

-> not marked, check InsR (2 is & higher priority

than 4)

Insk 3rd bit will become I (IR2).

5th bit will also remain a I (IR4) up will finish
IR2 first and then finish IR4.

# Cascade Bryffer Comparator

Casading means more than 1 8259 is connected to Up.

1 Master 9 1 Slave is cascading.

1 Master 9 8 Slave is also cascading

Cascading is done to increase the no. of intersupti

UP can handle.



## A.P. SHAH INSTITUTE OF TECHNOLOGY


Department of Computer Science and Engineering
Data Science

Academic Year: 2022-23 Class/Branch: SE Semester: IV

Subject: MP

Let's say slaves are connected to Ilo, IR, and IR = pins of

On IR2-keyboard, IR3-mouse & connected, IRA-pantes
IR4, IR5, IR6 is free



If CD wants to interrupt up, CD will interrupt slave 0, slave will interrupt the Marter and Marter interrupts the up.

Remember, initialization of 8259 is compulsory. So whom should we initialize? Master or Slave?

-> ALL

Every 8259 has to be individually initialized.

Suppose only the master is initialized. During initialization vector no of IRo is given and the rest procesure.



# A.P. SHAH INSTITUTE OF TECHNOLOGY

Department of Computer Science and Engineering
Data Science

Academic Year: 2022-23 Class/Branch: SE Semester: IV

Subject: MP

Suppose the vector no. of IRo us 40, then IR, -41, IR2-42 and so on.

Keyboard.

If teyboard interrupts 8259, 8259 interrupts up.
and up asks for the vector no and then master will
give 42 to up.

Suppose CD interrupte the slave, slave interrupte the master, master interrupte up what vector no should up give? 40? NO.

40 is a dummy no because this line is connected to a slave. which means potentially 8 different interrupts can come on this line. How can 8 different interrupts have the same vector no.

So for this line alone, there should be 8 different vector numbers which are with the slave.

That is why every 8259 has to be initialized separately.

Suppose CD interrupts slave, slave interrupts master, master interrupts up and up asks for vector no who should give vector no? Master or Slave?



# A.P. SHAH INSTITUTE OF TECHNOLOGY

Department of Computer Science and Engineering
Data Science

Academic Year: 2022-23 Class/Branch: SE Semester: IV Subject: MP

So master needs to know to which lines slaves are connected. so that if interrupts occur on these lines 8259 will interrupt up but when up asks vector no, slave will give the vector no on the data bus.

Note: - All slaves are connected on the data bus.

A slave needs to know on which line it is connected to master (during initialization).

Hue slave of is connected to Iko

Q is connected to IRI

Dis connected to IR7.

This is called slave identification no.

So,

> Every 8259 is initialized.

=> Every 8259 needs to be told the vector no.

=> Every master needs to know to which all lines slower are connected.

> Every slave needs to know its identification no.

Suppose (D ( IRO = Slave O) interrupted the MP ( through mater) Suppose at the same time printer ( IRO - Slave 7) generates an interrupt. Who is selected?

CD - IRO of master 2 IRO selected Chypnest provity)
Pointer - IRA of master Jand send to INTR



# A.P. SHAH INSTITUTE OF TECHNOLOGY

Department of Computer Science and Engineering Data Science

Academic Year: 2022-23 Class/Branch: SE Semester: IV

Subject: MP

When up receives the interrupt first INTA will occur. Who will up give the INTA? to master or to show? to both ( to master and to all slaves).

So now, all 8259's (master & slaves) know that some interrupt is going to be serviced.

who knows which interrupt is actually going to be serviced? - Master

So this is when, moster will infrom the correct slave (co) using cas lines (000).

Very soon, up will give the 2nd INTA which also goes to all 8259s, but now only the selected share will give the vector no.

So before the 2nd INTA comes, but after the 1st INTA up inform through CAS lines which slave has been selected.

and why? Informstave I which stave

which slave is selected

blu first and second INTA

so that it gives vector no. to up




## A.P. SHAH INSTITUTE OF TECHNOLOGY

Department of Computer Science and Engineering
Data Science

Academic Year: 2022-23

Semester: IV Subject: MP



Note - cas lines one unidirectional ie, they go from master to slave, but in the architecture CAS lines are shown as bidirectional. This is because 8259 can act as a master 8259 or slave 8259 when they are cascaded.

How does 8259 know whether it is a master or a slave?

SP means (slave Program/Slave Progress)

If  $SP = 0 \rightarrow 8259$  is a slave  $SP = 1 \rightarrow 8259$  is a master.



## A.P. SHAH INSTITUTE OF TECHNOLOGY

Department of Computer Science and Engineering
Data Science

Academic Year: 2022-23 Class/Branch: SE Semester: IV

Subject: MP

Semester: IV 8259 ICW 9 OCW ICW ( Initialization Command Word) 38 bit command OCW ( Operational Command Word). 38 bit command -> I Cw's are compulsory but ocw's are optional. -> I (wis are to be given before ocws. ICWI & ICW2 are absolutely compulsory. No matter how simple the system being designed is, whichever processor is being interfaced with 8259. Icusi and I cwz have to be given > ICW3 is given only if 8259 is cascaded -> I cay is used if needed. -> I CWI have to be given in order and cannot be repeated individually: and the operation modes of 8259