

PARSHVANATH CHARITABLE TRUST'S

A.P. SHAH INSTITUTE OF TECHNOLOGY

Department of Computer Science and Engineering
Data Science

Academic Year: 2022-23

Semester: IV

Class/Branch: SE

Subject: Microprocessor

Subject: Microprocessor

80386 Address Translation - Paging

Paging is the second stage of Address Translation.

Paging converts a linear address to a physical address.

Linear address is of 32 bits. The physical address that is obtained after translation is also of 32 bits why are we convexting a 32 bit no into another 32 bit no?

PM (RAM)

Processor offset offse

Originally, there was some file Gegment) in virtual mly which started at an addrew and there was an effect which we wanted to acres

When a segment is copied from VM to PM, the offset is not changing. So you were assuming that your addresses are in line and hence the name Linear Address . But that's not how it is. A segment from VM is never brought to PM in one piece (in linear form). Because you will not have so much space continously available in PM.



location >

location -

Page

A.P. SHAH INSTITUTE OF TECHNOLOGY

Department of Computer Science and Engineering **Data Science**

Academic Year: 2022-23

Class/Branch: SE

Semester: IV

Subject: Microprocessor

Subject: Microprocessor Semester: IV The segment is brought in parts called pages and these pages are loaded in PM So now we realize that offset is basically some location in Some page. Earlier we assumed that there was no Paging and so we assumed that the entire segment was copied in physical memory. So we were adding Base Address and Offset Address to get 32 bit hinoai Address Pages are not brought in a linear manner. They are shuffled and brought and fit wherever slots are available So the desired page has gone somewhere in the PM and that address is to be calculated. So the lenear address (32 bit) is converted into physica addrew (32 bit). Linear addrew is divided into 2 parts. Page No Location In PM, pages are shuffled but a location

page is changed.

(say location 10) will remain location 10 "

the page . So only base address of the

PARSHVANATH CHARITABLE TRUST'S



A.P. SHAH INSTITUTE OF TECHNOLOGY

Department of Computer Science and Engineering
Data Science

Academic Year: 2022-23

Semester: IV

Class/Branch: SE

Subject: Microprocessor

7 2.
So when we convert
Linear Address (desired page no location)
/ TOLATION LEMAINS
Physical Address [find page no location] & same
So we need to find where the desired page has gone in
So we need to find where the desired page has gone in physical only so the relation blu desired page no and final page no. This is stored in a table called the Page Table:
final page no. This is stored in a table called "
Page Table.
De Ly Ly Ho desired page no. and their
Page table has all the desired page no. and their actual page no.
So alt author the actual page no from the page
So after gething the actual page no from the page table, it is combined with location to get the physical address.
address. Desired page Actual no Page no
Virtual my is divided into pages of equal size.
Virtual my is divided into pages of equal size. Physical my is divided into page frames.
So page no becomes the trame no, out weather
So page no becomes the frame no, but location, semain the same so to find out which page no has gone to which frame no, the page table is to be looked up . In the page table, there is an entry has every page.
Tooked up go the page table, there is an entry for every
Prof. Ramva. R.B. Page.


PARSHVANATH CHARITABLE TRUST

A.P. SHAH INSTITUTE OF TECHNOLOGY

Department of Computer Science and Engineering
Data Science

Academic Year: 2022-23 Semester: IV

Class/Branch: SE Subject: Microprocessor



Prot.Ramya.R.I

A.P. SHAH INSTITUTE OF TECHNOLOGY

Department of Computer Science and Engineering **Data Science**

Academic Year: 2022-23

Semester: IV


Class/Branch: SE Subject: Microprocessor Subject: Microprocessor Semester: IV A page is of 4 KB Page No 4KB = 2 × 210 = 212 So location is of 12 bits 20 bits gives the page no. 220 = 1 Million pages Since the page table is having I million pages, to find I entry the entre I million entries will have to be scanned which takes a long home So the page table is organized such that there are multiple page tables and each page table has It pages How many page tables Total I million pages Each table has Ik pages $\frac{1M}{1K} = \frac{2^{0}}{2^{10}} = 2^{10} = 1K Page Tables$ each having IK page PDE(10) PTE (10) Location (12)

A.P. SHAH INSTITUTE OF TECHNOLOGY

Department of Computer Science and Engineering Data Science

Academic Year: 2022-23 Semester: IV

Class/Branch: SE Subject: Microprocessor





A.P. SHAH INSTITUTE OF TECHNOLOGY

Department of Computer Science and Engineering Data Science

Academic Year: 2022-23

Semester: IV

Class/Branch: SE Subject: Microprocessor

Page table - gives base address (32 bits) of the page

Page table has IK entones.

1K × 4 bytes = 4KB So size of page table =

Page Directory > gives base address (32 bits) of the page table

Page Directory has Ik entires for Ik page tables

So size of page directory = 1K x 4 bytes = 4 kB

Page Page Table Page Directory ? All same size.
4KB 4KB 4KB 4KB Lity?

Ans:- 1) Page Table & Page Directory has to be 4KB. If it is more than 4 KB then page table will also be split into pages and then there should be some entity to had that info.

14 it is of 4 kB The 1st page will begin at location o nent page will begin at location 4K. nent page will begin at location 8K

PARSINVANATH CHARITABLE TRUST'S



A.P. SHAH INSTITUTE OF TECHNOLOGY

Department of Computer Science and Engineering
Data Science

Academic Year: 2022-23

Class/Branch: SE

Semester: IV

Subject: Microprocessor

Semester: IV

means every page will begin at a location estich is a multiple of 4k.

If it is a multiple of 4k, then the last 12 bits are O.

Anything multiple $g = (21) \rightarrow 10 \rightarrow last bit 0$ Anything multiple $g + (2^2) \rightarrow 100 \rightarrow last2bit 0$ $g = (2^3) \rightarrow 1000 \rightarrow last3bit 0$

4K (212) -> last 12 bit 0

So a page take entry need not give a 32 bit address as the last 12 bits are 0. It needs to give a 20 bit address (32-12) and the 12 bits can be used for other information like P bit, D bit, priviledge into etc.

PTE

Base Address & Page . DA . . V/s R/W P

D => Dirty b,t - tells whether a page has been modified or not.

A -> Access bit - tells whether the page has been accessed for long or not.

PARSHVANATH CHARITABLE TRUST'S



A.P. SHAH INSTITUTE OF TECHNOLOGY

Department of Computer Science and Engineering
Data Science

Academic Year: 2022-23

Class/Branch: SE

Semester: IV

Subject: Microprocessor

R/w -> Read or Read & write

P=1 > Page is present in the pri and the 20 bit address held is valid else the page is not present in PM and the 20 bit address field is invalid.

Translation Look Aside Butter (TLB)

To access any location, up must first access a PDE in the page directory, then a PTE in the page table, then a ccess the page. This can make the process very slow. To speed up the process, an on-chip cache called "Translation Look-aside Buffer (7LB) is used.

PIES and PDES. This makes subsequent access to these pages (whose information is cached in the TLB) much faster as there is no need to access the page directory and the page table. UP can directly obtain the starting address of the page frame from the TLB and hence directly access the page.

Due to principle of "Locality of Reference" most systems get a hit raho of 798%. on the TLB, making the operations very fast.



PARSINVANATH CHARITABLE TRUST'S

A.P. SHAH INSTITUTE OF TECHNOLOGY

Department of Computer Science and Engineering Data Science

Academic Year: 2022-23 Semester: IV

Class/Branch: SE Subject: Microprocessor

