

PMR3406-Aula 08/06/2020

Gustavo Marangoni Rubo-4584080

Carga resistiva 5V/60A

PIC:  $I_{OH}, I_{OL} < 25\text{mA}$


$V_{OL} = [0; 0,6]\text{V}$        $V_{OH} = [4,3; 5]\text{V}$

↳ Considerando  $GND=0\text{V}$  e  $V_{DD}=5\text{V}$

MOSFET escolhido: NCE2060K

↳ N-channel enhancement

$I_D = 60\text{A}$ ,  $V_{DS} = 20\text{V}$ ,  $V_{GS} = \pm 12\text{V}$        $R_{DS(on)} = 6\text{m}\Omega$



Potência:  $R_{DS(on)} \cdot I_D^2 = 0,006 \cdot 60^2 = 21,6\text{ W}$

# PIC16F882/883/884/886/887

## 17.5 DC Characteristics: PIC16F882/883/884/886/887-I (Industrial) PIC16F882/883/884/886/887-E (Extended)

DC CHARACTERISTICS			Standard Operating Conditions (unless otherwise stated)				
			Operating temperature				
			-40°C ≤ TA ≤ +85°C for industrial				
			-40°C ≤ TA ≤ +125°C for extended				
Param No.	Sym.	Characteristic	Min.	Typ†	Max.	Units	Conditions
D030 D030A D031 D032 D033 D033A	VIL	<b>Input Low Voltage</b>					
		I/O Port:					
		with TTL buffer	VSS	—	0.8	V	4.5V ≤ VDD ≤ 5.5V
			VSS	—	0.15 VDD	V	2.0V ≤ VDD ≤ 4.5V
		with Schmitt Trigger buffer	VSS	—	0.2 VDD	V	2.0V ≤ VDD ≤ 5.5V
			VSS	—	0.2 VDD	V	
D040 D040A D041 D042 D043 D043A D043B	VIH	<b>Input High Voltage</b>					
		I/O ports:					
		with TTL buffer	2.0	—	VDD	V	4.5V ≤ VDD ≤ 5.5V
			0.25 VDD + 0.8	—	VDD	V	2.0V ≤ VDD ≤ 4.5V
		with Schmitt Trigger buffer	0.8 VDD	—	VDD	V	2.0V ≤ VDD ≤ 5.5V
			0.8 VDD	—	VDD	V	
D060 D061 D063	IIL	<b>Input Leakage Current<sup>(2)</sup></b>					
		I/O ports	—	± 0.1	± 1	μA	VSS ≤ VPIN ≤ VDD, Pin at high-impedance
		MCLR <sup>(3)</sup>	—	± 0.1	± 5	μA	VSS ≤ VPIN ≤ VDD
D070* D080	IPUR	<b>PORTB Weak Pull-up Current</b>	50	250	400	μA	VDD = 5.0V, VPIN = VSS
D080 D090	VOL	<b>Output Low Voltage<sup>(5)</sup></b>					
		I/O ports	—	—	0.6	V	IOI = 8.5 mA, VDD = 4.5V (Ind.)
D090	VOH	<b>Output High Voltage<sup>(5)</sup></b>					
		I/O ports	VDD – 0.7	—	—	V	IOH = -3.0 mA, VDD = 4.5V (Ind.)

\* These parameters are characterized but not tested.

† Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

**Note 1:** In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended to use an external clock in RC mode.

**2:** Negative current is defined as current sourced by the pin.

**3:** The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

**4:** See [Section 10.3.1 "Using the Data EEPROM"](#) for additional information.

**5:** Including OSC2 in CLKOUT mode.

## NCE N-Channel Enhancement Mode Power MOSFET

### Description

The NCE2060K uses advanced trench technology and design to provide excellent  $R_{DS(ON)}$  with low gate charge. It can be used in a wide variety of applications.

### General Features


- $V_{DS} = 20V, I_b = 60A$   
 $R_{DS(ON)} < 6m\Omega @ V_{GS} = 4.5V$
- High density cell design for ultra low  $R_{dson}$
- Fully characterized avalanche voltage and current
- Good stability and uniformity with high  $E_{AS}$
- Excellent package for good heat dissipation

### Application

- Load switching
- Hard switched and high frequency circuits
- Uninterruptible power supply

**100% UIS TESTED!**


**100%  $\Delta V_{ds}$  TESTED!**



Schematic diagram



Marking and pin assignment



TO-252-2L top view

### Package Marking and Ordering Information

Device Marking	Device	Device Package	Reel Size	Tape width	Quantity
NCE2060K	NCE2060K	TO-252-2L	-	-	-

### Absolute Maximum Ratings ( $T_C = 25^\circ C$ unless otherwise noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	$V_{DS}$	20	V
Gate-Source Voltage	$V_{GS}$	$\pm 12$	V
Drain Current-Continuous	$I_D$	60	A
Drain Current-Continuous( $T_C = 100^\circ C$ )	$I_D (100^\circ C)$	42	A
Pulsed Drain Current	$I_{DM}$	210	A
Maximum Power Dissipation	$P_D$	60	W
Derating factor		0.48	W/ $^\circ C$
Single pulse avalanche energy <sup>(Note 5)</sup>	$E_{AS}$	200	mJ
Operating Junction and Storage Temperature Range	$T_J, T_{STG}$	-55 To 150	$^\circ C$

## Thermal Characteristic

Thermal Resistance, Junction-to-Case <sup>(Note 2)</sup>	$R_{\theta JC}$	2.1	$^{\circ}\text{C/W}$
--	-----------------	-----	----------------------

## Electrical Characteristics ( $T_C=25^{\circ}\text{C}$ unless otherwise noted)

Parameter	Symbol	Condition	Min	Typ	Max	Unit
Off Characteristics						
Drain-Source Breakdown Voltage	BV <sub>DSS</sub>	V <sub>GS</sub> =0V I <sub>D</sub> =250μA	20	-	-	V
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> =20V,V <sub>GS</sub> =0V	-	-	1	μA
Gate-Body Leakage Current	I <sub>GSS</sub>	V <sub>GS</sub> =±12V,V <sub>DS</sub> =0V	-	-	±100	nA
On Characteristics <sup>(Note 3)</sup>						
Gate Threshold Voltage	V <sub>GS(th)</sub>	V <sub>DS</sub> =V <sub>GS</sub> ,I <sub>D</sub> =250μA	0.5	0.75	1.0	V
Drain-Source On-State Resistance	R <sub>DS(ON)</sub>	V <sub>GS</sub> =4.5V, I <sub>D</sub> =20 A	-	4.8	6	mΩ
		V <sub>GS</sub> =2.5V, I <sub>D</sub> =15A		6.2	9	mΩ
Forward Transconductance	g <sub>FS</sub>	V <sub>DS</sub> =10V,I <sub>D</sub> =20A	15	-	-	S
Dynamic Characteristics <sup>(Note4)</sup>						
Input Capacitance	C <sub>ISS</sub>	V <sub>DS</sub> =10V,V <sub>GS</sub> =0V, F=1.0MHz	-	2000	-	PF
Output Capacitance	C <sub>OSS</sub>		-	500	-	PF
Reverse Transfer Capacitance	C <sub>rSS</sub>		-	200	-	PF
Switching Characteristics <sup>(Note 4)</sup>						
Turn-on Delay Time	t <sub>d(on)</sub>	V <sub>DD</sub> =10V,I <sub>D</sub> =2A,R <sub>L</sub> =1Ω V <sub>GS</sub> =4.5V,R <sub>G</sub> =3Ω	-	6.4	-	nS
Turn-on Rise Time	t <sub>r</sub>		-	17.2	-	nS
Turn-Off Delay Time	t <sub>d(off)</sub>		-	29.6	-	nS
Turn-Off Fall Time	t <sub>f</sub>		-	16.8	-	nS
Total Gate Charge	Q <sub>g</sub>	V <sub>DS</sub> =10V,I <sub>D</sub> =20A, V <sub>GS</sub> =10V	-	27		nC
Gate-Source Charge	Q <sub>gs</sub>		-	6.5		nC
Gate-Drain Charge	Q <sub>gd</sub>		-	6.4		nC
Drain-Source Diode Characteristics						
Diode Forward Voltage <sup>(Note 3)</sup>	V <sub>SD</sub>	V <sub>GS</sub> =0V,I <sub>S</sub> =10A	-		1.2	V
Diode Forward Current <sup>(Note 2)</sup>	I <sub>S</sub>		-	-	60	A
Reverse Recovery Time	t <sub>rr</sub>	TJ = 25°C, IF = 20A di/dt = 100A/μs <sup>(Note3)</sup>	-	25	-	nS
Reverse Recovery Charge	Q <sub>rr</sub>		-	24	-	nC
Forward Turn-On Time	t <sub>on</sub>	Intrinsic turn-on time is negligible (turn-on is dominated by LS+LD)				

## Notes:

1. Repetitive Rating: Pulse width limited by maximum junction temperature.
2. Surface Mounted on FR4 Board,  $t \leq 10$  sec.
3. Pulse Test: Pulse Width  $\leq 300\mu s$ , Duty Cycle  $\leq 2\%$ .
4. Guaranteed by design, not subject to production
5.  $E_{AS}$  condition :  $T_J=25^{\circ}\text{C}, V_{DD}=10V, V_G=10V, L=0.5mH, R_g=25\Omega$