
Lab 7

Micah Angle


DownCounter_v1


- main
- Seg7_Decoder
- CircuitA
- myComparator
- CircuitB
- Bin2Hex
- pedestrian_button
- DownCounter_v1
- FSM
- Wiring
- Gates
- Plexers
- Arithmetic
- Floating Point Arithmetic
- Memory
- Input/Output




FSM Design

Micah Angle
FSM Lab 7







Alt Soln





Lab 7 Truth Table

State	Enable 0	Enable 1
00	00	01
01	01	10
10	10	00
11	X	X




myComparator
CircuitB
Bin2Hex
pedestrian_button
DownCounter_v1
FSM
Wiring
Splitter
Pin
Probe
Tunnel
Pull Resistor
Clock
Properties
State
en
MUX
D Q
00
00
G
Y
R
NextState
rst


en
MUX
D Q
10
01
G
Y
R
NextState
rst


en
MUX
D Q
00
10
G
Y
R
NextState
rst

Main Circuit

Design Simulate

*Lab_7_Template
main
Seg7_Decoder
CircuitA
myComparator
CircuitB
Bin2Hex
pedestrian_button
DownCounter_v1
FSM
Wiring
Splitter
Pin
Probe
Tunnel
Pull Resistor
Clock

Properties State

Pin "en"

FPGA supported	Supported
Facing	→ East
Type	Input
Data Bits	1
Behavior	Simple
Label	en

