ELC 2137 Lab 8: 4-Digit Display

Ashlie Lackey and Megan Gordon

March 26, 2020

Summary

This lab looks to expand on previous labs by expanding the display to be operable on all four digits as well as expanding the BCD converter to be able to switch between BCD and hexadecimal values. In completing this lab, the following skills were gained: using parameters to make reusable modules and import them, ability to modify modules, and use them to design a modular system.

Results

Below are the simulations with ERTs for 3 modules (mux2,mux4, and an decoder) and pictures of the board for each operation step.

Time (ns):	0	10	20	30
in0	00	01	10	10
in1	01	10	10 01 0	01
sel	0	1	0	1
out	00	10	10	01




Figure 1: Mux2 ERT and Testbench Results

Time (ns):	0	10	20	30
in0	0000	0000	0000	0000
in1	0001	0001	0001	0001
in2	0010	0010	0010	0010
in3	0011	0011	0011	0011
sel	00	01	10	11
out	0000	0001	0010	0011




Figure 2: Mux4 ERT and Testbench Results

Time (ns):	0	10	20	30
in0	00	01	10	11
out	1110	1101	1011	0111




Figure 3: an-decoder ERT and Testbench Results




Figure 4: Operation 1-Displaying "C"




Figure 5: Operation 2-Displaying BCD "C"




Figure 6: Operation 3-Displaying 140




Figure 7: Operation 4-Fourth Digit display and displaying 1024




Figure 8: Operation 5-Negative Sign Display

Code

Code for mux2, mux4, andecode, sseg4, sseg4manual is included below.

Listing 1: Mux2 Module Code

```
'timescale 1ns / 1ps
// Ashlie Lackey and Megan Gordon, ELC 2137, 2020 -03 -05
module mux2 #(parameter N=2)(input [N-1:0]in0, [N-1:0]in1,
   input sel,
   output [N-1:0]out);

assign out = sel?in1:in0;
endmodule
```

Listing 2: Mux4 Module Code

```
'timescale 1ns / 1ps
// Ashlie Lackey and Megan Gordon, ELC 2137, 2020 -03 -05
module mux4 #(parameter N=4)(input [N-1:0] in3,
                      input [N-1:0] in2,
                      input [N-1:0] in1,
                      input [N-1:0] in0,
                      input [1:0] sel,
                      output reg [N-1:0] out);
   always @(*)
   begin
      case(sel)
      0: out = in0;
      1: out = in1;
      2: out = in2;
      default: out = in3;
      endcase;
   end
endmodule
```

Listing 3: andecoder Module Code

```
'timescale 1ns / 1ps
// Ashlie Lackey and Megan Gordon, ELC 2137, 2020 -03 -05

module an_decode(input [1:0] in,
    output reg [3:0] out);

always @*
    begin
        case(in)
        0: out = 4'b1110;
        1: out = 4'b1101;
        2: out = 4'b1011;
        default: out = 4'b0111;
        endcase
    end
endmodule
```

Listing 4: sseg4 Module Code

```
'timescale 1ns / 1ps
// Ashlie Lackey and Megan Gordon, ELC 2137, 2020 -03 -05
module sseg4(input [15:0] data,
         input hex_dec, sign,
         input [1:0] digit_sel,
         output reg [7:0] seg,
         output reg dp,
         output reg [3:0] an);
   wire [15:0] bcd11out;
   bcd11 sseg4_bcd11(.B(data[10:0]), .Boutfinal(bcd11out));
   wire [15:0] mux2_1_out;
   mux2 #(.N(16))sseg4_mux2_1(.in0(bcd11out), .in1(data[15:0]), .sel(
      hex_dec), .out(mux2_1_out));
   wire [3:0] mux4_out;
   mux4 sseg4_mux4(.in0(mux2_1_out[3:0]), .in1(mux2_1_out[7:4]),.in2(
      mux2_1_out[11:8]), .in3(mux2_1_out[15:12]), .sel(digit_sel), .out(
      mux4_out));
   wire [6:0]sseg_decoder_out;
   sseg_decoder sseg4_decode(.num(mux4_out), .sseg(sseg_decoder_out));
  wire [3:0] decoder_out;
   an_decode an_decode_sseg4(.in(digit_sel), .out(decoder_out));
  wire mux22_in;
   assign mux22_in = ~decoder_out[3] & sign;
   mux2 \#(.N(7)) sseg4_mux2_2(.in0(sseg_decoder_out), .in1(7'b0111111), .
      sel(mux22_in), .out(seg));
   assign dp = 1;
   assign an = decoder_out;
endmodule
```

Listing 5: sseg4 manual Module Code