# ELC 2137 Lab 8: 4-Digit Display

### Ashlie Lackey and Megan Gordon

March 25, 2020

## Summary

Type the summary of your experiment and results here.

### Q&A

Answer questions posed in the lab assignment here.

### Results

In this section, put your simulation waveforms, results tables, pictures of hardware, and any other required items.

Time (ns):	0	10	20	30
in0	00	01	10 01 0	10
in1	01	10	01	01
sel	0	1	0	1
out	00	10	10	01




Figure 1: Mux2 ERT and Testbench Results

Time (ns):	0	10	20	30
in0	0000	0000	0000	0000
in1	0001	0001	0001	0001
in2	0010	0010	0010	0010
in3	0011	0011	0011	0011
sel	00	01	10	11
out	0000	0001	0010	0011




Figure 2: Mux4 ERT and Testbench Results

Time (ns):	0	10	20	30
in0	00	01	10	11
out	1110	1101	1011	0111




Figure 3: an-decoder ERT and Testbench Results

### Code

Code for mux2, mux4, andecode, sseg4, sseg4manual is included below.

#### Listing 1: Mux2 Module Code

```
'timescale 1ns / 1ps
// Ashlie Lackey and Megan Gordon, ELC 2137, 2020 -03 -05
module mux2 #(parameter N=2)(input [N-1:0]in0, [N-1:0]in1,
   input sel,
   output [N-1:0]out);

assign out = sel?in1:in0;
endmodule
```

Listing 2: Mux4 Module Code

```
'timescale 1ns / 1ps
// Ashlie Lackey and Megan Gordon, ELC 2137, 2020 -03 -05
```

```
module mux4 #(parameter N=4)(input [N-1:0] in3,
                      input [N-1:0] in2,
                      input [N-1:0] in1,
                      input [N-1:0] in0,
                      input [1:0] sel,
                      output reg [N-1:0] out);
   always @(*)
   begin
      case(sel)
      0: out = in0;
      1: out = in1;
      2: out = in2;
      default: out = in3;
      endcase;
   end
endmodule
```

#### Listing 3: andecoder Module Code

```
'timescale 1ns / 1ps
// Ashlie Lackey and Megan Gordon, ELC 2137, 2020 -03 -05

module an_decode(input [1:0] in,
    output reg [3:0] out);

always @*
    begin
        case(in)
        0: out = 4'b1110;
        1: out = 4'b1101;
        2: out = 4'b1011;
        default: out = 4'b0111;
        endcase
    end
endmodule
```

#### Listing 4: sseg4 Module Code

#### Listing 5: sseg4 manual Module Code