International Journals

1. Vellingiri, Govindaraj, and Ramesh Jayabalan. "An Artifcial Intelligence 1 System Based Power Estimation Method for CMOS VLSI Circuits." *Artificial Intelligence Trends for Data Analytics Using Machine Learning and Deep Learning Approaches*. CRC Press, 2020. 1-20.
2. Mythili, T., J. Ramesh, and P. Ramanathan. "Innovative Localization Algorithm Using the Line of Intersection Technique in Wireless Sensor Networks." *Journal of Internet Technology* 21.2 (2020): 425-433.
3. Prasad, Sanjana, and Ramesh Jayabalan. "PAPR Reduction in OFDM Systems Using Modified SLM with Different Phase Sequences." *Wireless Personal Communications* 110.2 (2020): 913-929.
4. Prasad, Sanjana, and Ramesh Jayabalan. "PAPR reduction in OFDM using scaled particle swarm optimisation based partial transmit sequence technique." *The Journal of Engineering* 2019.5 (2019): 3460-3468.
5. Thiruvenkadam, Krishnan, Jayabalan Ramesh, and Anjali S. Pillai. "Area-Efficient Dual-Mode Fused Floating-Point Three-Term Adder." *Circuits, Systems, and Signal Processing* 38.1 (2019): 173-190.
6. Vellingiri, Govindaraj, and Ramesh Jayabalan. "Adaptive neuro fuzzy inference system-based power estimation method for CMOS VLSI circuits." *International Journal of Electronics* 105.3 (2018): 398-411.
7. Vellingiri, Govindaraj, and Ramesh Jayabalan. "An improved low transition test pattern generator for low power applications." *Design Automation for Embedded Systems* 21.3-4 (2017): 247-263.
8. Madhuvappan, C. Arunkumar, and J. Ramesh. "Enhanced Test Zone Search Algorithm for High Efficiency Video Coding Encoders." *Journal of Computational and Theoretical Nanoscience* 14.2 (2017): 1245-1249.
9. Roberts, Michaelraj Kingston, and Ramesh Jayabalan. "An improved self adaptive min-sum decoding algorithm for flexible low-density parity-check decoder." *National Academy Science Letters* 40.2 (2017): 121-125.
10. Thiruvenkadam, Krishnan, Jayabalan Ramesh, and V. Kalaiyarasi. "An area efficient multi-mode quadruple precision floating point adder." *Microprocessors and Microsystems* 45 (2016): 310-323.
11. Roberts, Michaelraj Kingston, and Ramesh Jayabalan. "An improved low-complexity sum-product decoding algorithm for low-density parity-check codes." *Frontiers of Information Technology & Electronic Engineering* 16.6 (2015): 511-518.
12. Roberts, Michaelraj Kingston, and Ramesh Jayabalan. "A Power-and Area-Efficient Multirate Quasi-Cyclic LDPC Decoder." *Circuits, Systems, and Signal Processing* 34.6 (2015).
13. Roberts, Michaelraj Kingston, and Ramesh Jayabalan. "An improved low complex hybrid weighted bit-flipping algorithm for LDPC codes." *Wireless Personal Communications* 82.1 (2015): 327-339.
14. Dhanasekar[1], S., and J. Ramesh. "FPGA Implementation of Variable Bit Rate 16 QAM Transceiver System." *International Journal of Applied Engineering Research* 10.10 (2015): 26497-26507.
15. Roberts, Michaelraj Kingston, and Ramesh Jayabalan. "A modified optimally quantized offset min-sum decoding algorithm for low-complexity LDPC decoder." *Wireless Personal Communications* 80.2 (2015): 561-570.

International conference papers

1. Prasad, Sanjana, Research Scholar, and Ramesh Jayabalan. "Scaled offset PSO based PTS for PAPR reduction in OFDM systems." *2017 IEEE 8th Annual Ubiquitous Computing, Electronics and Mobile Communication Conference (UEMCON)*. IEEE, 2017.
2. Prasad, Sanjana, and J. Ramesh. "Partial transmit sequence based PAPR reduction with GA and PSO optimization techniques." *2017 International Conference on Innovations in Information, Embedded and Communication Systems (ICIIECS)*. IEEE, 2017.

3. Subramaniyam, Dhanasekar, and Ramesh Jayabalan. "FPGA implementation of variable bit rate OFDM transceiver system for wireless applications." *2017 International Conference on Innovations in Electrical, Electronics, Instrumentation and Media Technology (ICEEIMT)*. IEEE, 2017.