

Dr. G. LakshmiNarayanan,
Professor,
Department of Electronics and Communication Engineering,
National Institute of Technology, Trichy
E.Mail: laksh@nitt.edu

1. Fault Resistant Coplanar QCA Full Adder-Subtractor Using Clock Zone-Based Crossover, R Marshal, G Lakshminarayanan - IETE Journal of Research, 2020
2. High Speed Architecture for Successive Cancellation Decoder with Split-g Node Block, SJ Roy, G Lakshminarayanan, SB Ko - IEEE Embedded Systems Letters, 2020
3. Energy-Efficient Coplanar Adder and Subtractor in QCA, AT Vanaraj, M Raj, L Gopalakrishnan, Third International Conference on Smart Systems and Inventive Technology (ICSSIT), 2020
4. Functional Verification closure using Optimal Test scenarios for Digital designs, AT Vanaraj, M Raj, L Gopalakrishnan, 2020 Third International Conference on Smart Systems and Inventive Technology (ICSSIT)
5. Cost Efficient Subtractor Designs in QCA, M Raj, L Gopalakrishnan, 2020 International Conference on Electronics and Sustainable Communication Systems (ICESC)
6. Area-Efficient D-Flip Flop and XOR in QCA, RS Kumaresan, M Raj, L Gopalakrishnan, 2020 11th International Conference on Computing, Communication and Networking Technologies (ICCCNT)
7. Reliable coplanar full adder in quantum-dot cellular automata using five-input majority logic, AT Vanaraj, M Raj, L Gopalakrishnan, Journal of Nanophotonics 14 (2), 026017
8. A power-efficient variable-length prime factor MDC FFT architecture for high-speed wireless communication applications, AXGX Chelliah, BPS Robinson, M Sellathurai, L Gopalakrishnan, AEU-International Journal of Electronics and Communications 120, 153194
9. Reconfigurable 2, 3 and 5-point DFT processing element for SDF FFT architecture using fast cyclic convolution algorithm, AX Glittas, M Sellathurai, G Lakshminarayanan, Electronics Letters 56 (12), 592-594

10. Subtractor circuits using different wire crossing techniques in quantum-dot cellular automata, M Raj, S Ahmed, L Gopalakrishnan, *Journal of Nanophotonics* 14 (2), 026007
11. Design and analysis of novel QCA full adder-subtractor, M Raj, L Gopalakrishnan, SB Ko, *International Journal of Electronics Letters*, 1-14
12. Configurable logic blocks and memory blocks for beyond-CMOS FPGA based embedded systems, R Marshal, G Lakshminarayanan, SB Ko, Nagi Naganathan, N Ramasubramanian, *IEEE Embedded Systems Letters*
13. Cost-efficient full adder designs in quantum-dot cellular automata, M Raj, L Gopalakrishnan, *International Journal of Materials and Product Technology* 61 (1), 1-15
14. Design Approach for FPGA based High Bandwidth Fibre Channel Analyser for Aerospace Application, P Kumar, CM Ananda, G Lakshminarayanan, 2019 4th International Conference on Electrical, Electronics, Communication, Computer Technologies and Optimization Techniques (ICEECCOT)
15. Cost-efficient fast adder in quantum-dot cellular automata, M Raj, L Gopalakrishnan, *Journal of Nanophotonics* 13 (4), 046012
16. Fast Quantum-Dot Cellular Automata Adder/Subtractor Using Novel Fault Tolerant Exclusive-or Gate and Full Adder, M Raj, L Gopalakrishnan, SB Ko, *International Journal of Theoretical Physics* 58 (9), 3049-3064
17. Optimized Multiplexer and Exor gate in 4-dot 2-electron QCA using Novel Input Technique, M Raj, RS Kumaresan, L Gopalakrishnan, 2019 10th International Conference on Computing, Communication and Networking Technologies (ICCCNT)
18. High Speed Controllable Inverter for Adder-Subtractor in QCA, M Raj, RS Kumaresan, L Gopalakrishnan, 2019 10th International Conference on Computing, Communication and Networking Technologies (ICCCNT)
19. A self-adaptive mapping approach for network on chip with low power consumption, A Alagarsamy, L Gopalakrishnan, S Mahilmaran, SB Ko, *IEEE Access* 7, 84066-84081
20. Novel reliable QCA subtractor designs using Clock zone based crossover, M Raj, L Gopalakrishnan, 2019 3rd International conference

on Electronics, Communication and Aerospace Technology (ICECA)

21. High Speed Memory Cell with Data Integrity in QCA, M Raj, L Gopalakrishnan, 2019 3rd International conference on Electronics, Communication and Aerospace Technology (ICECA)
22. Efficient Quantum-dot Cellular Automata Comparator for Nanoscale Communication, M Raj, L Gopalakrishnan, 2019 TEQIP III Sponsored International Conference on Microwave Integrated Circuits, Photonics and Wireless Networks (IMICPW)
23. Low-complex processing element architecture for successive cancellation decoder, GS Babu, LR Madala, L Gopalakrishnan, M Sellathurai, Integration 66, 80-87
24. Reconfigurable address generator for multi-standard interleaver, GS Babu, L Gopalakrishnan, Microprocessors and Microsystems 65, 47-56
25. KBMA: A knowledge-based multi-objective application mapping , approach for 3D NoC, A Alagarsamy, L Gopalakrishnan, SB Ko, IET Computers & Digital Techniques 13 (4), 324-334
26. Low-Complexity Successive Cancellation Decoder with Scan Chain, GS Babu, L Gopalakrishnan, 2018 International Conference on Circuits and Systems in Digital Enterprise Technology (ICCSDET)
27. MBA: A New Cluster Based Bandwidth and Power Aware Mapping for 2D NoC, A Alagarsamy, L Gopalakrishnan, 2018 International Conference on Circuits and Systems in Digital Enterprise Technology (ICCSDET)
28. Design and Defect Analysis of Novel NAND/NOR Gate in Quantum-dot Cellular Automata, M Raj, L Gopalakrishnan, 2018 International Conference on Circuits and Systems in Digital Enterprise Technology (ICCSDET)
29. An ASIC Implementation of Successive Cancellation Decoder with Built-In Scan Chain, LM Sistla, G LakshmiNarayanan, 2018 International Conference on Recent Innovations in Electrical, Electronics & Communication Engineering (ICRIEECE)

30. Design of Majority Logic Based Comparator, K Dubey, R Marshal, G Lakshminarayanan, 2018 9th International Conference on Computing, Communication and Networking Technologies (ICCCNT)
31. An efficient hybrid spectrum sensing architecture on FPGA, P Ishwerya, S Geethu, G Lakshminarayanan, 2017 International Conference on Wireless Communications, Signal Processing and Networking (WiSPNET)
32. Autocorrelation based spectrum sensing architecture on FPGA with dynamic offset compensation, P Ishwerya, S Geethu, G Lakshminarayanan, 2016 IEEE Distributed Computing, VLSI, Electrical Circuits and Robotics (DISCOVER)
33. Two-parallel pipelined fast Fourier transform processors for real-valued signals, AX Glittas, M Sellathurai, G Lakshminarayanan, IET Circuits, Devices & Systems 10 (4), 330-336
34. An efficient digital baseband encoder for short range wireless communication applications, P Ishwerya, VN Kumar, G Lakshminarayanan, 2016 International Conference on Electrical, Electronics, and Optimization Techniques (ICEEOT)
35. Low complexity and area efficient reconfigurable multimode interleaver address generator for multistandard radios, NK Venkatachalam, L Gopalakrishnan, M Sellathurai, IET Computers & Digital Techniques 10 (2), 59-68
36. A normal I/O order radix-2 FFT architecture to process twin data streams for MIMO, AX Glittas, M Sellathurai, G Lakshminarayanan, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2016/1/6
37. Cluster based application mapping strategy for 2D NoC, A Aravindhan, S Salini, G Lakshminarayanan, Procedia Technology 25, 505-512