

Dr. R. Srinivasan  
Professor/ IT Department  
Sri Sivasubramaniya Nadar College of Engineering  
Rajiv Gandhi Salai (OMR)  
Kalavakkam  
Chennai - 603110

Mail ID: [srinivasanr@ssn.edu.in](mailto:srinivasanr@ssn.edu.in)

Mob. No: 9444446747

### **Publications:**

1. Rajendiran, P & Srinivasan, R 2018, 'Heavy ion impact on narrow band cascoded low noise amplifier', Microelectronics Reliability, vol. 91, part-1, pp. 31-37, 2018
2. Rajendiran, P & Srinivasan, R 2019, 'Single Event Performance Analysis of Junction and Junction less FET based Cascoded Low Noise Amplifier,' Journal of Computational Electronics, vol. 18, pp. 1162-1172. 2019
3. A. Nisha Justeena, R. Ambika , P. S. S. K. P. Sadagopan and R. Srinivasa "Reconfigurable silicon nanotube using numerical simulations" Journal of Computational Electronics vol.19, pp. 966–974, 2020.
4. A. Nisha Justeena and R.Srinivasan "Reconfigurable FET-Based SRAM and Its Single Event Upset Performance Analysis Using TCAD Simulations" Microelectronics Journal vol.101, 104815, 2020.
5. Suresh Durai, Srinivasan Raj, and Anbarasu Manivannan "Impact of Thermal Boundary Resistance on the Performance and Scaling of Phase-Change Memory Device" IEEE Transactions On computer-aided Design Of Integrated Circuits And Systems, vol. 39, no. 9, 2020
6. Suresh Durai , Srinivasan Raj and Anbarasu Manivannan "An extremely fast, energy-efficient RESET process in Ge<sub>2</sub>Sb<sub>2</sub>Te<sub>5</sub> phase change memory device revealed by the choice of electrode materials and interface effects" Semiconductor Science and Technology. vol.35 ,015022 ,2020
7. Suresh Durai , Srinivasan Raj and Anbarasu Manivannan "Impact of process-induced variability on the performance and scaling of Ge<sub>2</sub>Sb<sub>2</sub>Te<sub>5</sub> Phase-change memory device" Semiconductor Science and Technology vol.35, 035031,2020

8. Scarlet, S, P and Srinivasan, R, “Optimization of nanometer bulk junctionless Trigate FET using gate and isolation dielectric engineering,” *Material Science in Semiconductor processing*, vol. 84, no. March, pp. 107–114, 2018.
9. R.Ambika, R.Srinivasan, “Sensitivity of Silicon nanotube FETs to structural process parameters”, *Journal of Nanoelectronics and Optoelectronics*, Vol. 12, pp. 1–7, 2017 (ASP publisher)
10. Priscilla Scarlet, and R Srinivasan, “Nanoscale Junctionless Device Using RingFet Structure on Bulk Silicon Substrate, *International Journal of Electronic Letters*, 2017.
11. Priscilla Scarlet, and R Srinivasan, “Performance Optimisation of Junctionless FET in Nano regime using Segmented Channel- A 3D Numerical simulation study” *Superlattices and Microstructures* (Elsevier Publisher), Vol. 111, 2017.
12. N. Vinodhkumar, and R.Srinivasan, “SET and SEU performance of Single, Double, Triple and Quadruple-Gate Junctionless FETs Using Numerical Simulations”, *Microelectronics Journal* (Elsevier Publisher), Vol. 67, Sep 2017 , 38-42.
13. R.Ambika, N.Keerthana,R.Srinivasan ,”Realization of Silicon nanotube tunneling FET on junctionless structure Using Single and Multiple Gate workfunction “, *Solid-State Electronics* (Elsevier Publisher), Vol. 127 (2017) 45–50.
14. G Durga, and R Srinivasan, “SET Analysis of Silicon Nanotube FET” *Journal of computational electronics*, Vol. 16, No. 2, 2017, 307-315.
15. G Durga, and R Srinivasan, “Silicon Nanotube SRAM and its SEU Reliability” *Superlattices and Microstructures* (Elsevier Publisher), Vol. 106, 2017, 129-138.
16. Priscilla Scarlet, R Ambika and R Srinivasan, “Effect of Eccentricity on Junction and Junctionless-based Silicon Nanowire and Silicon Nanotube FETs” *Superlattices and Microstructures* (Elsevier Publisher), Vol. 107, 2017, 178-188.

17. N. Vinodhkumar and R.Srinivasan, "Radiation performance of planar junctionless devices and junctionless SRAMs", *Journal of Computational Electronics*, Vol.15, No.1, pp.61-66, March 2016.
18. R.Ambika,R.Srinivasan,"Performance Analysis of n-Type Junctionless Silicon Nanotube Field Effect Transistor ", *Journal of Nanoelectronics and Optoelectronics*,Vol. 11, pp. 1–7, 2016(ASP Publisher).
19. R.Ambika,R.Srinivasan,"Analysis of independent gate operation in Si nano tube FET and threshold prediction model using 3D numerical simulation", *Journal of Computational Electronics*, Vol.15, No.1, pp.61-66, March 2016 (Springer)
20. N.Keerthana,R.Ambika, R.Srinivasan,"Realization of Tunnel FET operation on Junctionless FET with Single Gate electrode Work function",*Journal of Nanoengineering and Nanomanufacturing* , Vol. 6, pp. 1–4, 2016 (ASP Publisher).
21. Maran Ponnambalam, Vinodthkumar, R Srinivasan, Premanand Chandramani," Phase Displacement Study in MOSFET-based Ring VCOs Due to Heavy Ion Irradiation Using 3D TCAD and Circuit Simulations", *Microelectronics Reliability* (Elsevier Publisher), Vol. 65, pp. 27-34, 2016.
22. D. Suresh, K.K. Nagarajan, Dr. R. Srinivasan, "Impact of process variations on input impedance and mitigation using circuit technique in FinFET-based LNA", *Journal of Semiconductors*,2015,36(4),pp.045002-6.
23. N. Vinodhkumar, Y.V.Bhuvaneshwari, K.K.Nagarajan and Dr.R.Srinivasan, "Heavy-ion irradiation study in SOI-based and bulk-based junctionless FinFETs using 3D-TCAD simulation", *Microelectronics Reliability* (Elsevier Publisher), Vol.55, No.12, pp.2647-2653, December 2015.