Dr. M.SENTHIL SIVAKUMAR

Indian Institute of Information Technology Tiruchirappalli,

NIT Campus-Tiruchirappalli-620015,

E_Mail: msenthilsivakumar@iiitt.ac.in

Mobile: 91-9380984544

PUBLICATIONS:

TEXT BOOKS:

1. Fundamentals of DIGITAL DESIGN- Published by S.Chand publishers, ISBN: 978-93-84319-12-0.
2. Linear Integrated circuit -Published by S.Chand publishers, ISBN: 978-81-219-4113-6.

Publications :

1. **Senthil Sivakumar M**, Joy Vasantha Rani SP, & Gurumekala T, 2019, 'Built-In Self-Test of Analog to Digital Converter – Review', Australian Journal of Electrical and Electronics Engineering, Taylor & Francis Publication, (Minor Revision).
2. **Senthil Sivakumar M** & Joy Vasantha Rani SP, 2019, 'Time Domain Modelled ADC BIST with Ramp Noise Projection', International Journal of Electronics, Taylor & Francis Publication, Vol. 106 (8), pp. 1127-1140.
3. **Senthil Sivakumar M** & Joy Vasantha Rani SP, 2019, 'Efficient design of ADC BIST with analog ramp signal generation and digital error estimation', International Journal of circuit system and computers, World scientific publications, vol.28 (3), pp.1-14.
4. **Senthil Sivakumar M,** Gurumekala T, Sruthi Pulya, 2019. Error Detection of Data Conversion in Flash ADC using Code Width Based Technique. Procedia Computer Science, Elsevier Publications, Vol.165, pp.270-277.
5. **Senthil Sivakumar M**, Sowmya Priya M, 2019, 'Design and Analysis of a Comparator for Flash ADC, International Journal of Recent Technology and Engineering (IJRTE), Vol.7, no.5S4, pp.368-372. ISSN: 2277-3878.

6. Gurumekala T, Indira Gandhi S, **Senthil Sivakumar M**, 2019, Survey on Routing Protocols for AANET, International Journal of Engineering and Advanced Technology (IJEAT), Vol.9, pp.122-126.
7. **Senthil Sivakumar M** & Joy Vasantha Rani SP, 2018, 'An ADC BIST using On-Chip Ramp Generation and Digital ORA', Microelectronics Journal, Elsevier Publications, Vol. 81, pp. 8-15.
8. **Senthil Sivakumar M** & Joy Vasantha Rani SP, 2018, 'An Area Efficient, High-Frequency Digital Built-In Self-Test for Analog to Digital Converter', International Journal of Electronics, Taylor & Francis Publication, Vol. 105 (8), pp. 1319-1330.
9. **Senthil Sivakumar M** & Joy Vasantha Rani SP, 2018, 'Design of Linear Ramp Generator and Digital ORA for an Area Efficient High Speed ADC BIST', Journal of Electrical Engineering, vol.18(2), pp.1-11.
10. Karpagam, **Senthil Sivakumar M** & Joy Vasantha Rani SP 2018, 'Effect of Ramp Slope Error in an On-Chip ADC BIST', Journal for Advanced Research in Applied Sciences, vol. 5 (4), pp. 249-254.
11. **Senthil Sivakumar M**, Gurumekala T, Sundaram A, Thandaiah R & Arputharaj T, 2015, 'Design of low power FFT processors using Multiplierless Architecture', ARPN Journal of Engineering and Applied Sciences, Vol. 10(11), pp.4937-4941.
12. **Senthil Sivakumar M,** Gurumekala T, Sundaram A, Banupriya M & Arputharaj T, 2015, 'Design of Novel AES processor for High Speed Next Generation Internet Security', International Journal of Applied Engineering Research, Vol.10 (55), pp.389-393.
13. Gurumekala T, **Senthil Sivakumar M**, Sundaram A & Arputharaj T, 2015, 'Enhanced Fuzzy Based Clustering Approach for Improving Reliability of WSNs, International Journal of Applied Engineering Research, Vol.10(55), pp.1314-1319.
14. Gurumekala T, **Senthil Sivakumar M,** Sundaram A & Arputharaj T, 2015, Identification of High Throughput Path in WMNs using Novel Routing Metric, International Journal of Applied Engineering Research, Vol.10 (55), pp.1278-1283.
15. **Senthil Sivakumar M,** Sundaram A, Gurumekala T & Banupriya M, 2015, 'Design of ALU using reversible logic based Low Power Vedic Multiplier', International Journal of Scientific & Engineering Research (Thomson Reuters), vol.6(2), pp.5-8.

Conference and Symposium:

1. **Senthil Sivakumar M,** Sruthi Pulya, Gurumekala T, 2019. Error Detection of Data Conversion in Flash ADC using Code Width Based Technique. International Conference on Recent Trends in Advanced Computing –2019 (ICRTAC- 2019) on Nov 11-12, 2019 at VIT, Chennai, Tamil Nadu.
2. **Senthil Sivakumar M,** M. Sowmya Priya, S. Pulya, 2019. Comparative analysis of the CMOS 180nm technology-based flash ADC designs using dynamic comparator and TIQ comparator. Proceedings of IEEE 2nd International Conference on Power and Embedded Drive Control, pp. 111-115, doi: 10.1109/ICPEDC47771.2019.9036632.
3. **Senthil Sivakumar M,** Sowmya Priya M, (2018), Design and Analysis of a Comparator for Flash ADC, International Conference on 5G Communications, Applications & Technologies (IC5GCAT18), VFSTR, Guntur, India, Dec 5-6, 2018.
4. Karpagam TV, **Senthil Sivakumar M** & Joy Vasantha Rani SP 2018, 'Effect of Ramp Slope Error in an On-Chip ADC BIST', Proc.of International Conference on Science, Engineering and Technology – ICONSET 2018, Chennai.
5. Ashwini S, **Senthil Sivakumar M**, & Joy Vasantha Rani SP 2017, 'Design of Linear Ramp Generator for ADC', proc.of IEEE 4th International Conference on Signal Processing (2017), Communications and Networking, MIT-Anna University, Chennai-600044.
6. **Senthil Sivakumar M** & Joy Vasantha Rani SP, 2016, 'Design of digital Built-In Self-Test for Analog to Digital Converter', proc.of IEEE 10th International Conference on Intelligent Systems and Control (ISCO), vol.2, pp.1-6, DOI: 10.1109/ISCO.2016.7727134.
7. **Senthil Sivakumar M** & Joy Vasantha Rani SP, 2015, 'A Review on Built-In Self-Test of Analog to Digital Converter', proc.of Online International Conference on Green Engineering and Technologies (IC-GET), vol.2, pp.198-204.
8. **Senthil Sivakumar M**, Gurumekala T, Sundaram A, Thandaiah R & Arputharaj T 2015, "Design of low power FFT processors using Multiplierless Architecture", proc. of NCIETET'15, Panimalar Institute of Technology, Chennai, pp.53-56.

9. **Senthil Sivakumar M**, Gurumekala T, Sundaram A, Banupriya M & Arputharaj T, 2015, 'Design of Novel AES processor for High Speed Next Generation Internet Security', proc. of ICAAET, May (14-16), Ramanathapuram, pp.1448-1451.
10. Gurumekala T, **Senthil Sivakumar M**, Sundaram A & Arputharaj T 2015, 'Enhanced Fuzzy Based Clustering Approach for Improving Reliability of WSNs', proc. of ICAAET, May (14-16), Ramanathapuram, pp.942-946.
11. Gurumekala T, **Senthil Sivakumar M,** Sundaram A & Arputharaj T 2015, 'Identification of High Throughput Path in WMNs using Novel Routing Metric', proc. of ICAAET – 2015, May (14-16), Ramanathapuram, pp.774-778.
12. **Senthil Sivakumar M,** Thandaiah Prabu & Jayanandan, 2014, 'Design of Digital Clock Calendar Using FPGA', IETE 45th Mid-term Symposium on Broadband Technologies and Services for Rural India, 4th and 5th April, proceeding of CIIT'2014, Chennai.
13. **Senthil Sivakumar M,** Arockia Jayadhas S, Arputharaj T & Banupriya M 2013, '4-Bit Manchester Carry Look-Ahead Adder Design Using MT-CMOS Domino Logic', proc. of IEEE Pan African International conference on PACT, Zambia, Africa, July, pp.15-18.
14. **Senthil Sivakumar M,** Arockia Jayadhas S, Arputharaj T & Banupriya M 2013, 'Design of Adaptive MC-CDMA receiver using low power parallel-pipelined FFT architecture', proc. of IEEE Pan African International conference on PACT, Zambia, Africa, July, pp.29-33.
15. Arputharaj T, **Senthil Sivakumar M,** Arockia Jayadhas S & Banupriya M 2013, 'Design of Low Noise Active Integrated Antenna', proc. of IEEE Pan African International conference on PACT, Zambia, Africa, July, pp.66-69.
16. **Senthil Sivakumar M,** Banupriya M, Jaykishan Murji, Lightness D Jacob, & Frank Nyange, 'Speech Controlled Automatic Wheelchair', proc. of IEEE Pan African International conference on PACT Zambia, Africa, July, pp.70-73.