



Prof.S.Jeevananthan

Pondicherry Engineering College
Power Electronics

GET MY OWN PROFILE

	All	Since 2015
Citations	1279	983
h-index	21	19
i10-index	42	32

TITLE	CITED BY	YEAR
Inverted sine carrier for fundamental fortification in PWM inverters and FPGA based implementations S Jeevananthan, R Nandhakumar, P Dananjayan Serbian Journal of Electrical Engineering 4 (2), 171-187	71	2007
A new series parallel switched multilevel dc-link inverter topology S Ramkumar, V Kamaraj, S Thamizharasan, S Jeevananthan International Journal of Electrical Power & Energy Systems 36 (1), 93-99	58	2012
Approach for torque ripple reduction for brushless DC motor based on three-level neutral-point-clamped inverter with DC-DC converter V Viswanathan, S Jeevananthan IET Power Electronics 8 (1), 47-55	55	2014
FPGA based practical implementation of NPC-MLI with SVPWM for an autonomous operation PV system with capacitor balancing C Bharatiraja, S Jeevananthan, R Latha International Journal of Electrical Power & Energy Systems 61, 489-509	46	2014
Commutation Torque Ripple Reduction in the BLDC Motor Using Modified SEPIC and Three-Level NPC Inverter JS Vaiyapuri Viswanathan IEEE Transactions on Power Electronics 33 (1), 535 - 546	43 *	2018
A new dual bridge multilevel dc-link inverter topology S Thamizharasan, J Baskaran, S Ramkumar, S Jeevananthan International Journal of Electrical Power & Energy Systems 45 (1), 376-383	42	2013
Vector selection approach-based hexagonal hysteresis space vector current controller for a three phase diode clamped MLI with capacitor voltage balancing C Bharatiraja, S Jeevananthan, R Latha, V Mohan IET Power Electronics 9 (7), 1350-1361	39	2016
A novel modified carrier PWM switching strategy for single-phase full-bridge inverter S Jeevananthan, P Dananjayan, S Venkatesan IRANIAN JOURNAL OF ELECTRICAL AND COMPUTER ENGINEERING (IJECE) 4 (2), 101-108	39	2005
Improved SVPWM vector selection approaches in OVM region to reduce common-mode voltage for three-level neutral point clamped inverter C Bharatiraja, S Jeevananthan, JL Munda, R Latha International Journal of Electrical Power & Energy Systems 79, 285-297	34	2016

TITLE	CITED BY	YEAR
Cross-switched multilevel inverter using auxiliary reverse-connected voltage sources S Thamizharasan, J Baskaran, S Ramkumar, S Jeevananthan IET Power Electronics 7 (6), 1519-1526	34	2014
Microprocessors and microcontrollers K Kumar National Programme on Technology Enhanced Learning (NPTEL)	33	2014
A sliding mode control for positive output elementary Luo converter KR Kumar, S Jeevananthan Journal of Electrical Engineering 10 (4), 115-127	32	2010
Performance improvement of a photo voltaic array using MPPT (P&O) technique R Sridhar, NT Selvan, S Jeevananthan, PVS Chowdary 2010 INTERNATIONAL CONFERENCE ON COMMUNICATION CONTROL AND COMPUTING ...	32	2010
PI control for positive output elementary super lift luo converter KR Kumar, S Jeevananthan International Journal of Electrical and Computer Engineering 4 (3), 544-549	29	2010
Modelling and implementation of fixed switching frequency sliding mode controller for negative output elementary super lift Luo-converter KR Kumar, S Jeevananthan IET Power Electronics 5 (8), 1593-1604	28	2012
Design of a Hybrid Posicast control for a DC-DC boost converter operated in continuous conduction mode KR Kumar, S Jeevananthan 2011 International Conference on Emerging Trends in Electrical and Computer ...	28	2011
Design of Sliding Mode Control for Negative Output Elementary Super Lift Luo Converter operated in Continuous Conduction Mode KR Kumar, S Jeevananthan 2010 INTERNATIONAL CONFERENCE ON COMMUNICATION CONTROL AND COMPUTING ...	28	2010
Inverted sine carrier pulse width modulation for fundamental fortification in DC-AC converters R Nandhakumar, S Jeevananthan 2007 7th International Conference on Power Electronics and Drive Systems ...	27	2007
A new maximum power tracking in PV system during partially shaded conditions based on shuffled frog leap algorithm R Sridhar, S Jeevananthan, SS Dash, P Vishnuram Journal of Experimental & Theoretical Artificial Intelligence 29 (3), 481-493	24	2017
Implementation of VSBSMC plus PDIC for Fundamental Positive Output Super Lift-Luo Converter SJ R. Kalaivani, K. Ramash Kumar Journal of Electrical Engineering 16 (4), 243-258	21	2016

