

Dr.K.P.Pradhan

Indian Institute of Information Technology, Design and Manufacturing  
(IIITDM) Kancheepuram

TITLE	CITED BY	YEAR
<b>Toward quantum efficiency enhancement of kesterite nanostructured absorber: A prospective of carrier quantization effect</b> L Sravani, S Routray, KP Pradhan Applied Physics Letters 117 (13), 133901		2020
<b>Effect of Nanostructure on Carrier Transport Mechanism of III-Nitride and Kesterite Solar Cells: A Computational Analysis</b> S Routray, KP Pradhan, GP Mishra IEEE Journal of the Electron Devices Society		2020
<b>An Optimized Ge Pocket SOI JLT with Efforts to Improve the Self-Heating Effect: Doping &amp; Materials Perspective</b> VP Ammina, SP Vankudothu, RR Shaik, KP Pradhan Silicon 12 (9), 2229-2239		2020
<b>Label Free DNA Detection Techniques using Dielectric Modulated FET: Inversion or Tunneling?</b> R Priyanka, L Chandrasekar, RR Shaik, KP Pradhan IEEE Sensors Journal		2020
<b>Performance Evaluation of 10nm SMG FinFET with Architectural Variation towards DC/RF and Temperature Aspects</b> GP Nikhil, C Dimri, PK Mohanty, KP Pradhan, GP Mishra, S Routray Silicon, 1-9		2020
<b>Improvising the Switching Ratio through Low-k/High-k Spacer and Dielectric Gate Stack in 3D FinFET-a Simulation Perspective</b> A Samal, KP Pradhan, SK Mohapatra Silicon, 1-6		2020
<b>Extensive Study of Underlap Length Effect for 3-D SOI FinFET to Achieve High Switching Ratio and Low Power</b> A Samal, KP Pradhan, SK Mohapatra Silicon, 1-6		2020
<b>Assessment of Analog/RF performances for 10 nm Tri-metal Gate FinFET</b> GP Nikhil, S Routray, KP Pradhan 2020 4th IEEE Electron Devices Technology & Manufacturing Conference (EDTM), 1-4		2020

TITLE	CITED BY	YEAR
<b>Performance Enhancement of Double Quantum Well Solar Cell by Strain-Modulated Piezo-Phototronics Effect</b> S Routray, KP Pradhan, GP Mishra 2020 4th IEEE Electron Devices Technology & Manufacturing Conference (EDTM), 1-4		2020
<b>Carrier Density and Quantum Capacitance Model for Doped Graphene</b> L Chandrasekar, KP Pradhan 2020 4th IEEE Electron Devices Technology & Manufacturing Conference (EDTM), 1-4		2020
<b>A Study of Workfunction Variation in Pocket Doped FD-SOI Technology Towards Temperature Analysis</b> RR Shaik, G Arun, L Chandrasekar, KP Pradhan Silicon, 1-10	1	2020
<b>Effect of Strain-Modulated Multiple Quantum Wells on Carrier Dynamics and Spectral Sensitivity of III-Nitride Photosensitive Devices</b> N Laxmi, S Routray, KP Pradhan IEEE Sensors Journal 20 (10), 5204-5212	1	2020
<b>III-Nitride/Si Tandem Solar Cell for High Spectral Response: Key Attributes of Auto-tunneling Mechanisms</b> N Laxmi, S Routray, KP Pradhan Silicon, 1-9		2019
<b>Comparative Study on Nonlinearity of Doped and Undoped GFET using DC Characteristics</b> KP Pradhan, P Kumar 2019 IEEE 16th India Council International Conference (INDICON), 1-4		2019
<b>Optimization of Ge-pocket JLFET: An Approach to Extend The Scalable Limit</b> AV Priya, VS Prasad, KP Pradhan 2019 IEEE 1st International Conference on Energy, Systems and Information ...		2019
<b>InGaN/Si Hetero-Junction Tandem Solar Cell with Self Tunneling Effect: Proposal &amp; Analysis</b> N Laxmi, SR Routray, KP Pradhan 2019 Joint International EUROSOL Workshop and International Conference on ...		2019
<b>Mole Fraction Dependency Electrical Performances of Extremely Thin SiGe on Insulator Junctionless Channel Transistor (SG-OI JLCT)</b> B Vandana, P Parashar, BS Patro, KP Pradhan, SK Mohapatra, JK Das Advances in Signal Processing and Communication, 573-581	1	2019

TITLE	CITED BY	YEAR
<b>Electrically Modified SOI Structure to Reduce the Leakage</b> RR Shaik, G Arun, KP Pradhan 2018 15th IEEE India Council International Conference (INDICON), 1-4		2018
<b>3-D TCAD Assessment of Fin-Based Hybrid Devices Under Heavy Ion Irradiation in 20-nm Technology</b> KP Pradhan, SK Saha, L Artola, PK Sahu IEEE Transactions on Device and Materials Reliability 18 (3), 474-480	1	2018
<b>Device and circuit performance of Si-based accumulation-mode CGAA CMOS inverter</b> SR Panda, KP Pradhan, PK Sahu Materials Science in Semiconductor Processing 66, 87-91	4	2017
<b>Investigation of asymmetric high-k underlap spacer (AHUS) hybrid FinFET from temperature perspective</b> KP Pradhan, PK Sahu Microsystem Technologies 23 (7), 2921-2926	8	2017
<b>Exploration of Novel Attributes of Hybrid FinFETs towards Analog/RF and Reliability Aspects</b> KP Pradhan		2017
<b>RF and Noise performance exploration of Double Gate FinFET</b> KP Pradhan, PK Sahu		2017
<b>Study of fin tapering effect in nanoscale symmetric dual-k spacer (SDS) hybrid FinFETs</b> KP Pradhan, PK Sahu Materials Science in Semiconductor Processing 57, 185-189	7	2017
<b>Junctionless GAA nanowire transistor: towards circuit application</b> SR Panda, R Sharma, KP Pradhan, PK Sahu 2016 3rd International Conference on Emerging Electronics (ICEE), 1-4	2	2016
<b>Impact of fin height and fin angle variation on the performance matrix of hybrid FinFETs</b> KP Pradhan, SK Saha, PK Sahu IEEE Transactions on Electron Devices 64 (1), 52-57	9	2016
<b>Pros and cons of symmetrical dual-k spacer technology in hybrid FinFETs</b> KP Pradhan, MGC Andrade, PK Sahu Superlattices and Microstructures 100, 335-341	5	2016
<b>Heavy-Ion Irradiation effect in trigate SOI tunnel FETs with High-k Spacer technology</b> KP Pradhan, PK Sahu 2016 IEEE Region 10 Conference (TENCON), 2373-2376	1	2016

TITLE	CITED BY	YEAR
<b>Benefits of asymmetric underlap dual-k spacer hybrid fin field-effect transistor over bulk fin field-effect transistor (vol 10, pg 441, 2016)</b> KP Pradhan, PK Sahu IET CIRCUITS DEVICES & SYSTEMS 10 (6), 549-549		2016
<b>Spacer engineered Trigate SOI TFET: An investigation towards harsh temperature environment applications</b> R Ranjan, KP Pradhan, L Artola, PK Sahu Superlattices and Microstructures 97, 70-77	12	2016
<b>Benefits of asymmetric underlap dual-k spacer hybrid fin field-effect transistor over bulk fin field-effect transistor</b> KP Pradhan, KP Sahu IET Circuits, Devices & Systems 10 (5), 441-447	12	2016
<b>A comprehensive investigation of silicon film thickness (T<sub>Si</sub>) of nanoscale DG TFET for low power applications</b> R Ranjan, KP Pradhan, PK Sahu Advances in Natural Sciences: Nanoscience and Nanotechnology 7 (3), 035009	4	2016
<b>Dielectric engineered symmetric underlap double gate tunnel FET (DGTfET): An investigation towards variation of dielectric materials</b> R Ranjan, KP Pradhan, PK Sahu Superlattices and Microstructures 96, 226-233	4	2016
<b>A complete analytical potential based solution for a 4H-SiC MOSFET in nanoscale</b> MK Yadav, KP Pradhan, PK Sahu Advances in Natural Sciences: Nanoscience and Nanotechnology 7 (2), 025011	1	2016
<b>Investigation on asymmetric dual-k spacer (ADS) Trigate Wavy FinFET: A novel device</b> KP Pradhan, PK Sahu, R Ranjan 2016 3rd International Conference on Devices, Circuits and Systems (ICDCS ...)	6	2016
<b>Performance analysis of symmetric high-k spacer (SHS) Trigate SOI TFET</b> M Rao, R Ranjan, KP Pradhan, PK Sahu 2016 3rd International Conference on Devices, Circuits and Systems (ICDCS ...)	2	2016
<b>Exploration of symmetric high-k spacer (SHS) hybrid FinFET for high performance application</b> KP Pradhan, PK Sahu Superlattices and Microstructures 90, 191-197	31	2016

TITLE	CITED BY	YEAR
Temperature dependency of double material gate oxide (DMGO) symmetric dual-k spacer (SDS) wavy FinFET KP Pradhan, PK Sahu Superlattices and Microstructures 89, 355-361	15	2016