



Bindu Bobby

Associate Professor,
Vellore Institute of Technology, Chennai
Nanoelectronics and VLSI

	All	Since 2015
Citations	174	111
h-index	8	6
i10-index	6	1

TITLE	CITED BY	YEAR
Analytical model of drain current of Si/SiGe heterostructure p-channel MOSFETs for circuit simulation B Bindu, N DasGupta, A DasGupta IEEE Transactions on Electron Devices 53 (6), 1411-1419	26	2006
Modification of electrical properties of Au/n-type InP Schottky diode with a high-k Ba 0.6 Sr 0.4 TiO 3 interlayer PP Thapaswini, R Padma, N Balaram, B Bindu, VR Reddy Superlattices and Microstructures 93, 82-91	24	2016
A unified model for gate capacitance–voltage characteristics and extraction of parameters of Si/SiGe heterostructure pMOSFETs B Bindu, N DasGupta, A DasGupta IEEE Transactions on Electron Devices 54 (8), 1889-1896	21	2007
Analytical solution of the switching trap model for negative bias temperature stress B Bindu, W Goes, B Kaczer, T Grasser Integrated Reliability Workshop, 2009. IRW'09. IEEE International, 93-96	13	2009
Analytical model of drain current of strained-Si/strained-Si 1– Y Ge Y/relaxed-Si 1– X Ge X NMOSFETs and PMOSFETs for circuit simulation B Bindu, N DasGupta, A DasGupta Solid-state electronics 50 (3), 448-455	13	2006
Parameter set and data sampling strategy for accurate yet efficient statistical MOSFET compact model extraction B Bindu, B Cheng, G Roy, X Wang, S Roy, A Asenov Solid-State Electronics 54 (3), 307-315	12	2010
A Review on Circuit Simulation Techniques of Single-Event Transients and their Propagation in Delay Locked Loop KR Pasupathy, B Bindu IETE Technical Review 34 (3), Pages 276-285	9	2017
Low power, high speed carbon nanotube FET based level shifters for multi-V DD Systems-On-Chips KR Pasupathy, B Bindu Microelectronics Journal 46 (12), 1269-1274	9	2015
Impact of NBTI induced variations on delay locked loop multi-phase clock generator SR Sriram, B Bindu Microelectronics Reliability 60 (5), 33-40	7	2016
Analytical model of hot carrier degradation in uniaxial strained triple-gate FinFET for circuit simulation SR Sriram, B Bindu Journal of Computational Electronics 17 (1), 163-171	5	2018

TITLE	CITED BY	YEAR
Design of tunnel FET based low power digital circuits A Kamal, B Bindu VLSI Design and Test, 18th International Symposium on, 1-2	5	2014
Widening and narrowing of time interval due to single-event transients in 45 nm vernier-type TDC PK Ramaniharan, B Bobby IET Circuits, Devices & Systems 11 (6), 676 – 681	4	2017
Feasibility Study of Conical Channel Nanowire MOSFETs for Improved Performance KS Nikhil, B Bindu International Conference of Modeling, Optimization and Computing, 2364-2370	4	2012
An Analytical Model of Single-Event Transients in Double-Gate MOSFET for Circuit Simulation YM Aneesh, SR Sriram, KR Pasupathy, B Bindu IEEE Transactions on Electron Devices 66 (9), 3710-3717	3	2019
A physics based analytical model and numerical simulation for current-voltage characteristics of microwave power AlGaIn/GaN HEMT NK Subramani, JC Nallatamby, AK Sahoo, R Sommet, R Quéré, B Bindu Microwave and RF Conference (IMaRC), IEEE MTT-S International, 1-4	3	2017
A Physics-Based Model of Double-Gate Tunnel FET for Circuit Simulation A Narendiran, K Akhila, B Bindu IETE Journal of Research 62 (3), 387-393	3	2016
Analysis of bipolar amplification due to heavy-ion irradiation in 45 nm FDSOI MOSFET with thin BOX and ground plane KR Pasupathy, B Bindu Microelectronics Reliability (elsevier) 98, 56-62	2	2019
Nanoelectronic Materials and Devices C Labbé, S Chakrabarti, G Raina, B Bindu Springer Singapore	2	2018
High PSR Capacitor-Less LDO with Adaptive Circuit for Varying Loads P Manikandan, B Bindu Journal of Circuits, Systems and Computers 29 (11), 2050178:1-12	1	2020
Analytical modeling of random discrete traps induced threshold voltage fluctuations in double-gate MOSFET with HfO₂/SiO₂ gate dielectric stack SR Sriram, B Bindu Microelectronics Reliability (elsevier) 99, 87-95	1	2019
Analytical Model for RDF-induced Threshold Voltage Fluctuations in Double-Gate MOSFET SR Sriram, B Bindu IEEE Transactions on Device and Materials Reliability 19 (2), 370-377	1	2019
A physics-based 3-D potential and threshold voltage model for undoped triple-gate FinFET with interface trapped charges SR Sriram, B Bindu Journal of Computational Electronics (springer) 18 (1), 37-45	1	2019

TITLE	CITED BY	YEAR
A capacitor-less low-dropout regulator (LDO) architecture for wireless application P Manikandan, B Bindu 2017 International Conference on Nextgen Electronic Technologies: Silicon to ...	1	2017
Design of FinFET based all-digital DLL for multiphase clock generation KR Pasupathy, B Bindu 2015 Annual IEEE India Conference (INDICON), 1-4	1	2015
Reliability studies of AlGaN/GaN high electron mobility transistors (HEMT) SN Kumar, B Bindu 2012 International Conference on Devices, Circuits and Systems (ICDCS), 558-562	1	2012
An efficient data sampling strategy for statistical parameter extraction of nano-MOSFETs B Bindu, B Cheng, G Roy, X Wang, S Roy, A Asenov	1	2008
Design of single-gate n-channel and p-channel MOSFETs with enhanced current-drive due to simultaneous switching of front and back channels in SOI CMOS technology B Bindu, N Lakshmi, KN Bhat, A DasGupta Solid-state electronics 50 (7-8), 1359-1367	1	2006
A Physics-based Single Event Transient Pulse Width Model for CMOS VLSI Circuits YM Aneesh, B Bindu IEEE Transactions on Device and Materials Reliability		2020
A capacitor-less FVF low drop-out regulator with active feed-forward compensation and efficient slew-rate enhancer circuit P Manikandan, B Bindu IET Circuits, Devices & Systems 14 (6), 853–859		2020
Dual-Summed Flipped Voltage Follower LDO Regulator with Active Feed-Forward Compensation P Manikandan, B Bindu AEU-International Journal of Electronics and Communications 123 (8), 153314		2020
A push-pulled capacitor-less FVF LDO with active feed-forward compensator P Manikandan, B Bindu International Journal of Electronics		2020
Sensitivity of SET Pulse-Width and Propagation to Radiation Track Parameters in CMOS Inverter Chain KR Pasupathy, B Bindu IETE Journal of Research, 1-9		2020
A Cap-less Voltage Spike Detection and Correction Circuit for Low Dropout Regulator P Manikandan, B Bindu Journal of Circuits, Systems and Computers, 2020009:1-8		2020
A physics-based model for LER-induced threshold voltage variations in double-gate MOSFET SR Sriram, B Bindu Journal of Computational Electronics 19 (2), 622–630		2020

TITLE	CITED BY	YEAR
Design and Optimization of Double-Gate MOSFET to Reduce the Effects of Single Event Transients A Y., Mohammed, P K., R., B B. Physics of Semiconductor Devices, Springer Proceedings in Physics (DOI: 10 ...		2019
Study of Line Edge Roughness Induced Threshold Voltage Fluctuations in Double-Gate MOSFET SR Sriram, B Bindu 15th IEEE India Council International Conference (INDICON), 1-5		2018
Hot Carrier Reliability in 45 nm Strained Si/relaxed Si 1– x Ge x CMOS Based SRAM Cell SR Sriram, B Bindu 15th IEEE India Council International Conference (INDICON), 1-6		2018
Design and Optimization of Double-Gate MOSFET to Reduce the Effects of Single Event Transients M Aneesh, KR Pasupathy, B Bindu International Workshop on The Physics of Semiconductor Devices (IWPSD 2017)		2017
Impact of NBTI induced variations on FinFET based Vernier delay line time to digital converter SR Sriram, B Bindu 2017 International Conference on Nextgen Electronic Technologies: Silicon to ...		2017
Design of FinFET based All-Digital DLL for multiphase clock generation Keerthikumar, KR Pasupathy, B Bindu 2015 Annual IEEE India Conference (INDICON), 1-4		2016
Design of FinFET based frequency synthesizer S Tayenjam, SR Sriram, B Bindu 2015 Annual IEEE India Conference (INDICON), 1-5		2016
NBTI Induced Variations in MCML and CMOS based Ring Oscillators SR Sriram, B Bindu International Workshop on Physics of Semiconductor Devices (IWPSD) 2015		2015
Statistical Variability in Strained-Channel FinFET due to RDF and LER : A Comparative Analysis R Reddy, B Bindu International Conference on Nanoelectronics and Nanodevices, 2013		2013
Simulation studies of Negative Bias Temperature Instability in FinFETs using two-stage model A Narendiran, B Bindu 2012 International Conference on Devices, Circuits and Systems (ICDCS), 555-557		2012
Random Dopant induced variability in SOI trigate FINFET: A simulation study GRP Reddy, B Bindu 2012 International Conference on Devices, Circuits and Systems (ICDCS), 581-584		2012
Performance Analysis of Double Gate Tunnel FET for Digital Circuits K Dinesh, B Bindu IEEE International Conference on Electronics Computer Technology, 26-29		2012

TITLE	CITED BY	YEAR
Performance Optimization of GAA Silicon Nanowire MOSFETs with Dual Gate Architecture KS Nikhil, B Bindu IEEE International Conference on Electronics Computer Technology, 30-34		2012
Design and Optimization of 22nm Trigate SOI FinFET for Digital Circuits E Priya, B Bindu IEEE International Conference on Electronics Computer Technology, 84-88		2012
Virtual Double-Gate Operation in Conventional SOI CMOS Technology B Bindu, N Lakshmi, KN Bhat, A DasGupta 2005 Annual IEEE India Conference-Indicon, 119-122		2005
Non-Classical Silicon Devices for Nano-CMOS technology (invited paper) A DasGupta, B B, PV Nagaraju, DS Havaladar, N DasGupta International Conference on MEMS, NANO and Smart Systems, 112–116		2005
Analytical Model of Strained-Si/SiGe/Si PMOSFET for Circuit Simulation B Bindu, N DasGupta, A DasGupta International Workshop on Physics of Semiconductor Devices (IWPSD - 2005), 1064		2005