Cellphone : 9840226692

e-Mail ID : ramadassn@annauniv.edu

Address : No. 18, JEEVANANTHAM 4TH STREET KAMARAJ

NAGAR AVADI CHENNAI 600071



Present Position

Professor, Department of Electronics and Communication Engineering, College of Engineering Guindy, Anna University, Chennai from February-2016.

Previous Positions

- Assistant Professor, Department of Electronics and Communication Engineering, College of Engineering Guindy, Anna University, Chennai.
- > Lecturer, Department of Electronics and Communication Engineering, College of Engineering Guindy, Anna University, Chennai.
- Teaching Research Associate, Department of Electronics and Communication Engineering, College of Engineering Guindy, Anna University, Chennai.

Previous Additional Responsibility

, , Anna University, Chennai.

Other Employment

➤ ,.

Degree

- M.E. COLLEGE OF ENGINEERING, ANNA UNIVERSITY (1999 2001).
- ❖ B.E. in ELECTRICAL AND ELECTRONICS ENGINEERING , KELAMBAKKAM, MADRAS UNIVERSITY (1993 1997).

Research Degree

Ph.D. in EMBEDDED VLSI from Faculty of FACULTY OF INFORMATION AND COMMUNICATION, COLLEGE OF ENGINEERING, ANNA UNIVERSITY (2001 - 2008). Title: DYNAMICALLY RECONFIGURABLE BIT-PARALLEL PIPELINED EMBEDDED ARCHITECTURE FOR HIGH-SPEED SIGNAL PROCESSING.

Area of Specialisation

EMBEDDED AND VLSI

Membership in Professional Organization

> THE INSTITUTION OF ELECTRONICS AND TELECOMMUNICATION ENGINEERS

Research Guidance

Number of Ph.D Scholars Guiding: 7 Number of M.E./ M.Tech. Projects: 98

Guided

Number of M.E./ M.Tech. Projects: 7

Guiding

Number of Ph.D Scholars Guided: 1

as Joint-Supervisor

Number of Ph.D Scholars Guiding: 1

as Joint-Supervisor

Papers Published in Journals

Research Papers Published in International Journals : 4
Research Papers Published in National Journals : 0

- N.RAMADASS, S.NATARAJAN, J.RAJAPAUL PERINBAM, "Dynamically reconfigurable (self modifiable) Architecture for embedded system-on-chip application", Information technology journal, published by SCIALERT. Vol. 6, Issue 6, pp. 66-74 (2007).
- 2. N.RAMADASS, S.NATARAJAN, J.RAJAPAUL PERINBAM, "Dynamically reconfigurable embedded architecture an alternative to application specific digital signal processing architectures", Journal of computer science, published by THESCIPUB. Vol. 3, Issue 10, pp. 823-828 (2007).
- 3. S.NATARAJAN, N.RAMADASS, Y.V.RAMANA RAO, "State-based Dynamic Multi-Alphabet Arithmetic Coding", The Imaging Science Journal, published by MANEYONLINE. Vol. 57, Issue 1, pp. 30-36 (2009).
- 4. Natarajan Somasundaram, Jeong A Lee, Farhad Mehdipour, Ramadass Narayanadass, Y V Ramana Rao, "Scalable Error Detection Coding Algorithm for Totally Self-Checking (TSC) Circuits", Consumer Electronics Times, published by world academic publishing. Vol. 2, Issue 3, pp. 116 123 (2013).

Current Sponsored Projects

 "University for Potential Excellence (UPE) in Biomedical Engineering and Instrumentation Electronic System Design and Manufacturing" (January-2017 - December-2020). Project Cost: 31295000.00.

Honours

1. "Aksharabhyasam on Authichudi Slate - Appreciation " given by Tamilnadu Governor Office from India (2017).