Name : **Dr. P.Nirmal Kumar**
Designation : Professor
Department : Department of Electronics and Communication Engineering
Address : CEG Campus,Anna University
Chennai - 600025
Mobile : 9444141048 E-mail : nirmal@annauniv.edu

Publications

1) Neelam Sanjeev Kumar ,**P Nirmalkumar**, "An Intelligent Decision-Support System For Telemedicine", Applied Mathematics & Information Sciences, published by 991. Vol. 5, Issue 12, pp. 981.2018.

2) H.Kareemullah, N.Janakiraman and **P.Nirmal Kumar**, "Massively Parallel ECoG Signal Processing using MPSoC for Real-time Brain–Computer Interface", Asian Journal of Research in Social Sciences and Humanities, Vol. 7, Issue 3, pp. 1017-1032,2017.

3) Deepa Jose, A.Noufal Chithara, **P.Nirmal Kumar** and H.Kareemulla, "Automatic Detection of Lung Cancer Nodules in Computerized Tomography Images", National Academy Science Letters-India , published by SPRINGER. Vol. 40, Issue 3, pp. 161-166,2017.

4) R.UmaMaheswari and **P.Nirmal Kumar**, "An FPGA Implementation of Finite State Machine based 2-step interleaver for 3G-LTE turbo codes", Journal of computational and theoretical nanoscience, Vol. 14, Issue 3, pp. 1288-1293 (2017)**.**

5) N.Janakiraman and **P.Nirmal Kumar**, " An experimental study of coarse grained reconfigurable system-on-chip based software defined radio", Turkish Journal of Electrical Engineering & Computer Sciences, Vol. 24, Issue 3, pp. 1176-1193 (2016).

6) N.Janakiraman, **P.Nirmal Kumar**, S.Rajeswari, C.Kumar Charlie Paul and S.Babu, "Dynamic Resource Allocation Scheme for MIMO-OFDMA Multicast System”,", National Academy of Sciences, India Section A: Physical Sciences, Vol. 86, Issue 2, pp. 187-199 (2016).

7) R.Kalaivani, Deepa Jose and **P.Nirmal Kumar**, "An Area Efficient FFT Implementation for OFDM", International Journal of Advanced Research in Biology Engineering Science and Technology , Vol. 2, Issue 14, (2016).

8) Deepa Jose, P.Suganya and **P.Nirmal Kumar**, "Content Addressable Memory Using Automatic Charge Balancing with Self-Control Mechanism and Master-Slave Match Line Design", Circuits and Systems, Vol. 7, Issue 6, pp. 597-611 (2016).

9) Neenu Joseph and **P.Nirmal Kumar**, "Peak power and Crest Factor Reduction in OFDM Transceiver using Filtering method for SDR Application", National Academy Science Letters, Vol. 38, Issue 6, pp. 483-488 (2015).

10) Neenu Joseph and **P.Nirmal Kumar**, "Realization of OFDM Transceiver system and PAPR Reduction Using Walsh Hadamard transform", International Journal of Applied Engineering and Research, Vol. 10, Issue 2, pp. 3391-3398 (2015).

11) P.Ezhilarasi and **P.Nirmal Kumar**, "Algorithmic based VLSI architecture of Integrated Image Compression for CMOS Image Sensor", National Academy Science Letters, published by Springer. Vol. 38, Issue 1, pp. 49-59 (2015).

12) N.Janakiraman, **P.Nirmal Kumar** and Syed Mohsin Akram, "Coarse grained ADRES based MIMO-OFDM transceiver with new Radix-25 pipeline FFT/IFFT processor", Circuits, Systems & Signal Processing , published by SPRINGER. Vol. 34, Issue 3, pp. 851-873 (2015).

13) Neenu Joseph and **P.Nirmal Kumar**, "FPGA Based realisation of SDR with OFDM Transciever", Defense Science Journal, Vol. 65, Issue 3, pp. 233-239 (2015).

14) N.Janakiraman and **P.Nirmal Kumar**, " Multi-objective module partitioning design for dynamic and partial reconfigurable system-on-chip using genetic algorithm", Journal of System Architecture (Elsevier), pp. 119-139 (2014).

15) N.Janakiraman, P.Mano Arunika and **P.Nirmal Kumar**, "An optimized Mapping of IP Core onto NoC using Multi-Objective Evolutionary Algorithms", International Journal of Innovative Research in Science, Engineering and Technology, Vol. 3, Issue 3, pp. 1409-1414 (2014).

16) N.Janakiraman, S.J.Udaya Kumar, K.J.Sabarish, S.Vimal Kandan, **P.Nirmal Kumar** and S.Selvakumar, " A Low Power and High Speed MPSOC Architecture for Reconfigurable Application", International Journal of Innovative Research in Science, Engineering and Technology, Vol. 3, Issue 3, pp. 1567-1571 (2014).

17) Neenu Joseph and **P.Nirmal Kumar**, " FPGA Based Realization of Multi-Carrier Direct Sequence CDMA for SDR Application", International Journal of Innovative Research in Science, Engineering and Technology, Vol. 3, Issue 3, pp. 1479-1485 (2014).

18) N.Janakiraman and **P.Nirmal Kumar**, "Multi-objective hardware/software partitioning technique for dynamic and partial reconfigurable system-on-chip using genetic algorithm", International Journal of Engineering and Technology, Vol. 6, Issue 2, pp. 552-558 (2014).

19) Neenu Joseph and **P.Nirmal Kumar**, "PAPR reduction using companding and PTS method in OFDM transceiver system", WIT Transactions on Information and Communication Technologies, Vol. 58, pp. 733-740 (2014).

20) A.Arun and **P.Nirmal Kumar**, "SoPC based wireless remote patient monitoring using ultra lightweight cryptography", Journal of Computer Science, Vol. 10, Issue 10, pp. 1924-1928 (2014).

21) P.Ezhilarasi and **P.Nirmal Kumar**, " A combined approach for lossless image compression technique using curvelet transform", International Journal of Engineering and Technology, Vol. 6, Issue 3, pp. 1487-1494 (2014)

22) Deepa Jose, **P.Nirmal Kumar**, J.Abanah Shirley and S.Ghayathrrie, "Implementation of Genetic Algorithm framework for Fault Tolerant System on Chip", Information-International Information Institute, Vol. 17, Issue 8, pp. 3921-3946 (2014).

23) Deepa Jose, **P.Nirmal Kumar**, Arfath Hussain and Prabhu Shanker, "VLSI Circuit Partitioning using Ant Colony Optimization to yield Fault Tolerant Testable VLSI systems", Arabian Journal of Science and Engineering , published by Springer. Vol. 39, Issue 12, pp. 8709-8729 (2014).

24) Deepa Jose, **P.Nirmal Kumar**, Arfath Hussain and Prabhu Shanker, "VLSI Circuit Partitioning using Ant Colony Optimization to yield Fault Tolerant Testable VLSI systems", Arabian Journal of Science and Engineering , published by Springer. Vol. 39, Issue 12, pp. 8709-8729 (2014).

25) Deepa Jose, **P.Nirmal Kumar**, Arfath Hussain and Prabhu Shanker, "VLSI Circuit Partitioning using Ant Colony Optimization to yield Fault Tolerant Testable VLSI systems", Arabian Journal of Science and Engineering , published by Springer. Vol. 39, Issue 12, pp. 8709-8729 (2014).

26) R.Umamaheswari and **P.Nirmal Kumar**, "Optimized 512-point FFT with effective computational components for WLAN application", Information-International Information Institute, Vol. 17, Issue 6, pp. 2225-2238 (2014).

27) Deepa Jose, **P.Nirmal Kumar** and P.Jaya Kumar, "Optimal and Power Aware BIST for Delay Testing of System-On-Chip", ACEEE International Journal on Control System and Instrumentation, Vol. 4, Issue 2, pp. 45-53 (2013).

28) Neenu Joseph & **P Nirmal Kumar**, "“Reduction of PAPR using PTS and SLM of OFDM Transciever System”,", International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering, pp. pp. 5640 - 5646 (2013).

29) B.Padhmavathi, **P. Nirmal Kumar** and M. A. Dorai Rangaswamy, "A Robust Three-Way Authentication System using Modified Random Grid based Reversible Style Visual Cryptography", International Journal of Computer Applications, Vol. 37, Issue 1, (2012).

30) P.Ezhilarasi and **P.Nirmal Kumar**, "An Efficient Image Compression By Overlapped Discrete Cosine Transform With Adaptive Thinning", International Journal of Engineering Research and Applications, Vol. 2, Issue 5, pp. 1675-1681 (2012)

31) Neenu Joseph, **Dr.P Nirmal kumar**, "Realization of SDR in Partial Reconfigurable FPGA Using Different types of Modulation Techniques”", NetCom2011 published in Springer LNCS., (2012).

32) P.Ezhilarasi and **P.Nirmal Kumar**, " An Efficient Image Compression Algorithm using Modified IWT and SPIHT for CMOS Image Sensor", International Review on Computers and Software, Vol. 8, Issue 9, pp. 2044-2050 (2012)..

33) B.Padhmavathi and **P.Nirmal Kumar**, "A Denoising Filter Design based on No-Reference Image Content Metric", International Journal of Computer Science & Engineering, published by Engg Journals Publications. Vol. 3, Issue 12, pp. 3780 - 3790 (2011).

34) **P.Nirmal Kumar** and J.Raja Paul Perinbam, "Testing Virtual Reconfigurable Circuit Designed for a Fault Tolerant System", Journal of Computer Science, published by Science Publications. pp. 934-938 (2007).

35) **P.Nirmal Kumar** and J.Raja Paul Perinbam, "On suitability of FPGA based Evolvable Hardware systems to integrate reconfigurable circuits with host processing unit", Journal of Computer Science and Network Security, Vol. 6, Issue 9, pp. 216-221 (2006).