MEMBERS FROM ANNAUNIVERSITY AND AFFILLIATED COLLEGES

Name : Dr. K.Hariharan

Designation: Professor

Department: Electronics and Communication Engineering

Name of the Organization: Thiagarajar College of Engineering

Place: Madurai

Pincode: 625015

Mobile: 9942584251

Email: khh@tce.edu

Area of Specialization: VLSI Design, Wireless Sensor Networks, Communication System

Journals

1. Sathees Lingam Paulswamy, Hariharan Kaluvan"Quadrant Based Neighbor to Sink and Neighbor to Source Routing Protocol and Alternate Node Deployment Strategies for WSN"International Journal of Parallel Programming - Springer, 16-june 2008, PP1- 23.
2. Mani Chandran Thirumoolam, Ananda Kumar Manikandan,Balaji Sivaramakrishnan, Hariharan Kaluvan,and Mohan Rao Gowravaram”An Investigation of Facile One-Pot Synthesis of Li2FeSiO4/CComposite” for Li Ion Batteries, Journal of ELECTRONIC MATERIALS, Vol. 47, No. 3, 2018
3. P.Sathees Lingam, S.Parthasarathi, K.Hariharan”An effective deployment strategy and geometric routing for wireless sensor network”, International Journal of Innovative Research and Advanced Studies (IJIRAS) Volume 4 Issue 6, June 2017.
4. P. Sathees Lingam, S. Parthasarathi, K. Hariharan“ENERGY EFFICIENT SHORTEST PATH ROUTING PROTOCOL FOR WIRELESS SENSOR NETWORKS”, International Journal of Innovative Research in Advanced

Engineering (IJIRAE) ISSN: 2349-2163 Issue 06, Volume 4 (June 2017) ISSN: 2349-2163,2017.

5. R.Abinaya, V.Varsha, Kaluvan Hariharan, “An intelligent street light system based on piezoelectric sensor networks”, Indian Journal of Science and Technology,2016.
6. 1.K. Paldurai, K. Hariharan, “Implementation of Signed Vedic Multiplier Targeted at FPGA architectures”, ARPN journal of Engineering and Applied Sciences, ISSN: 1819-6608, Volume-10, Number-5, pp: 2193-2197, 2015.
7. 1.K. Paldurai, K. Hariharan, “FPGA implementation of Area Efficient and Reduced Delay 64 x 64 Vedic Multiplier”, International journal of Advances in Natural and Applied Sciences, ISSN: 1998-1090, VOLUME-8, PP: 17-22, 2014.
8. U. Dinesh, Aravind Ram. S, M. Hariharan, K. Hariharan, “A novel ROM-less Direct Digital Frequency synthesizer based on euler infinite series”, International journal of soft computing and engineering, ISSN:2231-2307, 2013.
9. K. Hariharan, E. Benitta Hubert, K. V. O. Divyalakshmi,K. Shamalla and V. Abhai Kumar,” Coherent Sinusoid Generation using Novel DDFS Architecture”, International Journal of Smart Home, Vol. 6, No. 1, January, 2012.
10. Hariharan Kaluvan, T. J. Rambabu, R. K. M Rajkumar, V. Abhaikumar, “Design of solar isolation power logging system with ADC error testing and correction”, Journal of Scientific and industrial research, 2011.
11. K. Hariharan, R. Ganesh skandha, T.J. Rambabu, V. Abhaikumar, “Dynamic range testing of Data converter using Low resolution signal”, International journal of advances in science and technology, 2011

12. Hariharan Kaluvan, R. K. M. Rajkumar, Dr. V. Abhaikumar, “Time tick based method for measuring static errors of ADC”, Instruments and Experimental Techniques, Springer, 2011.
13. K.Hariharan, Basics of Microprocessor and controller, Journal-Embedded system,
14. K.Hariharan, Practical Digital system design , Journal-VLSI,
15. K. Hariharan, S. Gowthamraj, B. Subramaniam, S.R. Venkateshbabu, V. Abhaikumar “A Novel method for Testing Digital to Analog converter in Static Range”, American journal of Applied Sciences, ISSN:1546-9239, 2010.
16. K. Hariharan, E. Benitta Hubert, K.V.O Divya Lakshmi, K. Shamalla, Dr. V. AbhaiKumar, “Test Bench for Dynamic Range testing of ADC”, International Journal of Engineering Science and Technology,vol.2(12),2010
17. K. Hariharan, S. Gowthamraj, B. Subramaniam, S.R. Venkateshbabu, V. Abhaikumar “A Novel method for Testing Digital to Analog converter in Static Range”, American journal of Applied Sciences, ISSN:1546-9239, 2010.
18. 1.K. Hariharan, P. Vasanthakumar, G. Varun, V. Abhaikumar, “A method for ADC error testing and its compensation in ratio metric measurements”, Measurements science review, Volume 10, No2, 2009.
19. K.Hariharan, S.A.Angayarkanni, R.Premalatha, Design and FPGA Implementation of testable Floating Point Unit, Journal-, Testing
20. K.Hariharan, V.Abhaikumar, S.A.Angayarkanni, R.Premalatha, S.A.Angayarkanni, R.Premalatha, A Class of test pattern generation for digital circuits using differential evolution algorithm, Journal-ICDF 2008, Testing

21. Mansoor Romi, R. Abinesh, S.B.Anandhi, Hariharan Kaluvan, “Integrating testing Instruments using 8051 microcontrollers”, NCVER’04, 2004.

22. S.Julius Fusic, Dr.K.Hariharan, I.Leando, "Modeling and Analysis of GPS–GLONASS Navigation for Car Like Mobile Robot",Springer nature, Scopus Indexed Q3 with SJR-0.23 with DOI- 10.1007/s42835-020-00365-1

Conferences

1. S. Karpagavalli, K. Hariharan, G.Dheivanai and M. Gurupriya "Design of Direct Digital Frequency Synthesizer with the Technique of Segmenting in Quarter Wave Symmetry" International Conference on Computer Networks and Communication Technologies pp 469-477. September 2018
2. K. Hariharan, S. Julius Fusic ; P. Ramkumar; " Path planning for car like mobile robot using robot operating system " IEEE - National conference on Power Engineering Conference (NPEC-2018)
3. K. Hariharan, S. Julius Fusic ; P. Ramkumar; "Path planning of robot using modified dijkstra Algorithm" IEEE - National conference on Power Engineering Conference (NPEC-2018)
4. N.Kumutha, K.Hariharan, B.Manimegalai, ” Low RCS using Superluminal Propagation”, Proceedings of the 2017 IEEE Region 10 Conference (TENCON), Malaysia, November 5-8, 2017.
5. R.Abinaya, V.Varsha, Kaluvan Hariharan, “An intelligent street light system based on piezoelectric sensor networks”, International conference on electronics and communication systems, 978-1-5090-3355-3, 2017.
6. S.Nusrath Nasreen Fathima, M.R. Satheesh Kumar, B. Raja, Dr. K. Hariharan,” DDFS based on Modified Taylor Series Approximation with

Piecewise Linearization", International Journal of Advanced Research in Basic Engineering Sciences and Technology (IJARBEST),2017.

7. B.Raja, M.R.Satheesh Kumar, S.Vikash, K.Hariharan. "Maximum power point tracking in solar panels under partial shading condition using equilibration algorithm" IEEE- International Conference on Communication and Signal Processing (ICCSP), 2016
8. Raja.B, Satheesh Kumar M.R, Vikash.S, Hariharan.KMaximum Power Point Tracking in Solar Panels under Partial Shading Condition using Equilibration Algorithm, International Conference on Communication and Signal Processing, April 6-8, 2016.
9. R.Abinaya,V.Varsha, Kaluvan Hariharan," An intelligent street light system based on piezoelectric sensor networks" IEEE SPONSORED 3rd INTERNATIONAL CONFERENCE ON ELECTRONICS AND COMMUNICATION SYSTEMS (ICECS) -2016
10. A.Rakavi,K.Hariharan and MSK Manikandan,"Grid based mobile sensor node deployment for improving area coverage in wireless sensor network", 3rd IEEE International Conference on Signal processing, Communication and networking (ICSCN-2015) at Anna university, MIT campus, March 2015.
11. 1. K. Paldurai, K. Hariharan, "FPGA implementation of delay optimized single precision floating point multiplier", International conference on advanced computing and Communication Systems, 2015.
12. A. Rakavi, M. S. K. Manikandan, K. Hariharan, "Grid based mobile sensor node deployment for Improving area coverage in wireless sensor network", International conference on signal processing, communication and networking, ISBN: 978-1-4673-6823-0,2015.
13. A. Rakavi, M. S. K. Manikandan, K. Hariharan, "Exposure Path prevention for wireless sensor networks in Internet of Things using bond percolation theory", International conference on Innovations in Information embedded and communication systems, ISBN:978-1-4799-6816-9, 2015.

14. N. Kumutha, K. Hariharan, B. Manimegalai, “Reduction of Interference between Two Neighbouring Antennas by a Modulated Metasurface”, IEEE International WIE Confernece on Electrical and computer Engineering, ISBN:978-1-4673-8786-6,2015
15. G. C. Karthikeyan, K. Lakshmanan, Dr. K. Hariharan, “ A Novel ROM-less Architecture for Direct Digital Frequency Synthesizer based on Linear Neural Networks”, IEEE Sponsored 2nd International Conference on Innovations in Information Embedded and Communication Systems ICIIECS’15, 978-1-4799-6818-3,2015.
16. A.Rakavi, K. Hariharan and MSK Manikandan“Exposure path prevention for wireless sensor network in internet of things using bond percolation theory” 2nd IEEE International Conference on Innovations in Information Embedded and Communication Systems (ICIIECS`2015) at Karpagam College of Engineering, March 2015
17. U. Dinesh, M. Hariharan, S. Aravind Ram, “Shaping of non linearity in direct digital frequency synthesizer-An approach by Genetic algorithm”, 2014 International Conference on Advances in Electrical Engineering (ICAEE), 2014.
18. 1.K. Paldurai, Dr. K. Hariharan, G. C. Karthikeyan and K. Lakshmanan, “Implementation of MAC using Area Efficient and Reduced Delay vedic multiplier targeted at FPGA architecture”, IEEE transaction on 2014 International conference on Communication and Network Technologies, ISBN: 978-1-4799-6265-5,2014.
19. Dr.K.Hariharan,S.Aravind Ram,U.Dinesh,M.Hariharan"Shaping of Non-linearity in Direct Digital Frequency Synthesizer-An approach by Gemetic Algorithm",ICAEE’14
20. BA. Sindhu, K.hariharan, “Static Range testing of ADC”, International conference on information, communication and embedded systems, 2013.

21. X. Realine Infacia, K. Kavya, Hariharan Kaluvan, “Equilibration algorithm for maximum power point tracking in solar panels”, IEEE International conference on Computational Intelligence and Computing Research, 2013.
22. K.Hariharan, K.Gayathri, K.Shamalla, , K..Sugumar, Preethi, Direct digital frequency synthesizer using cubic spline approximations, Conference-IEEE-International Conference on Computing, Electronics and Electrical Technologies (ICCEET), 2012 , Design
23. K. Hariharan, A. J. Prasanth, M. Vinoth Arun, “ADC Error Detection using recursive linear reduction and wiener filtering”, Conference-ETET2011 Anna university Madurai, Testing., 2011
24. K.Hariharan, A.J.Prasanth, M.Vinoth Arun, ADC ERROR DETECTION USING RECURSIVE LINEAR REDICTION AND WIENER FILTERING, Conference-ETET2011 Anna university Madurai, Testing
25. K.Hariharan, Mahalakshmi.B, K.Gayathri, Modelling on DAC using Spline Approximation, Conference-, Modelling
26. K. Hariharan, V. Abhaikumar, E. Benitta Hubert, K.V.O. Divyalakshmi, K. Shamalla, “Direct Digital Frequency Synthesizer using Extended Taylor Series Approximation” National Conference on electronics and communication, 2010
27. K. Hariharan, , K. Arun Raj, V. Anand, “ Time Tick BIST for testing Static errors in an ADC using Expo Signal , Conference-ICCCD-2010 IIT Karagpur , 2010
28. K. Hariharan, V. Abhaikumar, A. Sakthi,, B.Mahalakshmi,, A. Sakthi,, B. Mahalakshmi,, “Design of a Readable Programmable PRBS Generator” Conference-ICES 2010 INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS, Embedded System, 2010
29. K. Hariharan, B.Subramaniam, S.R.Venkatesh Babu, S.Gothamraj, “Time-Tick BIST for Static Error Testing in DAC” Conference-Testing, ICES 2010.

30. K. Hariharan, V. Abhaikumar, A. Sakthi,, B. Mahalakshmi,, A. Sakthi,, B. Mahalakshmi, “Design of a Readable Programmable PRBS Generator” Conference-ICES 2010 INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS, Embedded System.
31. K.Hariharan, , K. Arun Raj, V. Anand, Time Tick BIST for testing Static errors in an ADC using Expo Signal , Conference-ICCCD-2010 IIT Karagpur, Testing
32. K.Hariharan, B.SUBRAMANIAM, S.R.VENKATESH BABU, S.GOUTHAMRAJ, TIME-TICK BIST FOR STATIC ERROR TESTING IN DAC, Conference-Testing, ICES 2010
33. K. Hariharan, S. A. Angayarkanni, R. Premalatha and V. Abhaikumar, “A Class of Test Pattern Generation for Digital Circuits using Differential Evolution Algorithm”, International Conference on Digital Factory – ICDF, 2008
34. S. A. Angayarkanni, R. Premalatha, K. Hariharan, ”Design and FPGA implementation of Testable floating point unit”, Proceedings of National conference on Emerging Technologies,2008.
35. K. Hariharan, S. Rajaram, “FPGA implementation of Reed solomon Encode ER and Decoder”, Proceedings of national conference on communication and Entertainment (NICE 2001)ISTE chapter, Cochin,2001
36. K.Hariharan., B.Raja, M.R.Satheesh Kumar, S.Vikash, “Maximum power point tracking in solar panels under partial shading condition using equilibration algorithm” IEEE- International Conference on Communication and Signal Processing (ICCSP), 2016
37. K. Hariharan, S. Rajaram, “FPGA implementation of Reed solomon Encode ER and Decoder”, Proceedings of national conference on communication and Entertainment (NICE 2001)ISTE chapter, Cochin,2001

38. K. Hariharan, S. Rajaram, “FPGA implementation of Viterbi Decoder”, Proceedings of national conference on communication and Entertainment (NICE 2001) ISTE chapter, Cochin,2001
39. S.Rajaram, K.Hariharan VLSI architectures for TURBO codes and its implementation in FPGA, Proc. Of national conference on communication and Entertainment(NICE 2001)ISTE chapter, Cochin, Feb 23-24,2001
40. S. Rajaram, K. Hariharan “VLSI architectures for TURBO codes and its implementation in FPGA”, Proceedings of National conference on communication and Entertainment (NICE 2001) ISTE chapter, Cochin, Feb 23-24, 2001
41. K.Hariharan, S.Rajaram, FPGA implementation of Viterbi Decoder, Proc. of national conference on communication and Entertainment(NICE 2001)ISTE chapter, Cochin,
42. K.Hariharan, S.Rajaram, FPGA implementation of Reedsolomon Encode and Decoder, Proc. of national conference on communication and Entertainment(NICE 2001)ISTE chapter, Cochin,

Books

1. Preparing book entitled as Digital System Design in collaboration with YES DEE publishing on 18th February, 2014

Sponsored Research

TITLE	SPONSORING AGENCY	AMOUNT
Design of Test bed for mixed signal circuit testing	AICTE-RPS	13.5
Intel Embedded and IOT LAB set up	TI	5 Nos kit
Intel Embedded LAB set up	INTEL India	10 Nos of ATO
Free Scale Embedded Lab set up	Free scale Bangalore	20 laksh worth are sponsored
Design of electronic Camera Alignment unit For Auto align projects	RCI Hydrabad	14.5 lakhs