- 1. Nithish Kumar Venkatachalam; Lakshminarayanan Gopalakrishnan; Mathini Sellathurai, "Low complexity and area efficient reconfigurable multimode interleaver address generator for multistandard radios", IET Computers & Digital Techniques, DOI: 10.1049/iet-cdt.2015.0070, Vol. 10, Issue 2, pp. 56-68, March 2016
- 2. Antony Xavier Glittas, Mathini Sellathurai, and G Lakshminarayanan, "A Normal I/O Order Radix-2 FFT Architecture to Process Twin Data Streams for MIMO" IEEE Trans. On VLSI, 2016 (10.1109/TVLSI.2015.2504391)
- 3. Antony Xavier Glittas, Mathini Sellathurai, and G Lakshminarayanan "Two-parallel Pipelined FFT Processors for Real-valued Signals" IET Circuits, Devices & Systems, Vol. 10, Issue 4, pp. 330-336, July 2016.
- 4. Lakshminarayanan. G, "Reconfigurable address generator for multi-standard interleaver", Microprocessors and Microsystems, Vol. 65, pp. 47-56, Mar. 2019.
- 5. Lakshmi Renuka M, Lakshminarayanan. G, Mathini Sellathurai, "Low-complex processing element architecture for successive cancellation decoder", Integration the VLSI Journal, Elsevier, 2019, DOI: 10.1016/j.vlsi.2019.01.005.
- 6. Aravindhan Alagarsamy, Lakshminarayanan Gopalakrishnan, Seok Bum-Ko, "KBMA: A Knowledge Based Multi-objective Application Mapping Approach for 3D NoC", IET Computers and Digital Techniques, 2019, DOI: 10.1049/iet-cdt.2018.5055
- 7. A, Shalini S, Lakshminarayanan. G, "Cluster Based Application Mapping Strategy for 2D NoC", Journal of Procedia Technology, Elsevier Publications, Vol. 25, pp 505-512, Sep 2016, DOI:10.1016/j.protcy.2016.08.138
- 8. Shalini S, Aravindhan. A, Lakshminarayanan. G, "A Case Study on Cluster Based Power Aware Mapping Strategy for 2D NoC" ICTCAT Journal of Microelectronics, pp. 315-322, Vol. 2 (4), Jan 2017, DOI:10.21917/ijme.2017.0055
- 9. Meenu Anna George, Aravindhan. A, Lakshminarayanan. G, "Design of Five Port Priority Based Router with Port Selection Logic for NoC" ICTCAT Journal of Microelectronics, pp. 293-299, Vol.2 (4), Jan 2017, 10.21917/ijme.2017.0051