Dr. Sakthivel Ramachandran List of Publication

Design of Artificial Neuron Network with Synapse Utilizing Hybrid CMOS Transistors with Memristor for Low Power Applications VK Rai, R Sakthivel	2020
JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS 29 (12)	
Superior Implementation of Accelerated QR Decomposition for Ultrasound Imaging SG Sreejeesh, R Sakthivel, JU Kidav IEEE Access 8, 156244-156260	2020
Low power area optimized and high speed carry select adder using optimized half sum and carry generation unit for FIR filter R Sakthivel, G Ragunath JOURNAL OF AMBIENT INTELLIGENCE AND HUMANIZED COMPUTING	2020
Implementation of D-flipflop using Hybrid Memristor with CMOS Transistor R Sakthivel, VK Rai Helix 10 (02), 143-146	2020
Design of Artificial Neuron Network with Synapse Utilizing Hybrid CMOS Transistors with Memristor for Low Power Applications V Keerthy Rai, R Sakthivel Journal of Circuits, Systems and Computers, 2050187	2020
Single Bit Fault Detecting ALU Design using Reversible Gates M Bhusal, R Rohith, R Sakthivel 2020 International Conference on Emerging Trends in Information Technology	2020
Nonlinear System Modelling Using Programmable Hardware for Soft Computing Applications M Vanitha, R Sakthivel, R Mangayarkarasi, S Sharma Soft Computing for Problem Solving, 293-306	2020
Long-Lifetime and Low Latency Data Aggregation Scheduling for Wireless Sensor Network E Gayathri, M Vanitha, R Mangayarkarasi, R Sakthivel Journal of Testing and Evaluation 47 (6), 3878-3892	2019
A Review On Dynamic Comparator Topologies PH Naikar, R Sakthivel 2019 International Conference on Vision Towards Emerging Trends in	2019
Delay Optimized Binary to BCD Converter for Multi-operand Parallel Decimal Adder G Ragunath, V Sugandh, R Sakthivel 2019 International Conference on Vision Towards Emerging Trends in	2019
Radix-4 Interleaved Modular Multiplication for Cryptographic Applications T Kudithi, M Potdar, R Sakthivel 2019 International Conference on Vision Towards Emerging Trends in	2019

High-performance ECC processor architecture design for IoT security applications T Kudithi, R Sakthivel The Journal of Supercomputing 75 (1), 447-474	2019
Ultra-low-voltage GDI-based hybrid full adder design for area and energy-efficient computing systems K Sanapala, R Sakthivel IET Circuits, Devices & Systems 13 (4), 465-470	2019
Radix 8 Booth Encoded Interleaved Modular Multiplication J Gandhi, R Sakthivel	2019
High Performance GCM Architecture for the Security of High Speed Network V Mohanraj, R Sakthivel, A Paul, S Rho International Journal of Parallel Programming 46 (5), 904-922	2018
Schmitt trigger-based single-ended 7T SRAM cell for Internet of Things (IoT) applications K Sanapala, R Sakthivel, SS Yeo The Journal of Supercomputing 74 (9), 4613-4622	2018
15–4 Approximate Compressor Based Multiplier for Image Processing TUS Krishna, KS Riyas, Y Premson, R Sakthivel 2018 2nd International Conference on Trends in Electronics and Informatics	2018
A Low Power 10 bit 50-MS/s Sample and Hold OTA Amplifier R Sakthivel, GN Jyothi, ND Kumar Proceedings of the 2018 International Conference on Communication	2018
Design of ultralow voltage-hybrid full adder circuit using GLBB scheme for energy-efficient arithmetic applications K Sanapala, LR Shree, R Sakthivel Microelectronics, Electromagnetics and Telecommunications, 217-223	2018
Analysis of GDI logic for minimum energy optimal supply voltage K Sanapala, R Sakthivel 2017 International conference on Microelectronic Devices, Circuits and	2017
Low power XOR gate design and its applications K Ravali, NR Vijay, S Jaggavarapu, R Sakthivel 2017 Fourth International Conference on Signal Processing, Communication and	2017
DYNAMIC DATA PARTITIONING AND VIRTUAL CHUNKING FOR EFFECTIVE DATA RETRIEVAL M Vanitha, R Mangayarkarasi, J Norman, R Sakthivel, K Baranitharan International Journal of Pure and Applied Mathematics 117 (17), 33-40	2017
Two Novel Subthreshold Logic Families for Area and Ultra Low-Energy Efficient Applications: DTGDI & SBBGDI K Sanapala Gazi University Journal of Science 30 (4), 283-294	2017

VLSI Implementation of Lightweight Cryptography Algorithm R Sakthivel Advances in Systems Science and Applications 16 (1), 95-101	2016
A custom reconfigurable power efficient FIR filter R Sakthivel, I Mishra, V Jalke, A Wachaspati 2016 International Conference on Circuit, Power and Computing Technologies	2016
VLSI Architecture for Image Contrast Enhancement using Modified Adaptive Gamma Correction with Weighting Distribution Y Premson, R Sakthivel Indian Journal of Science and Technology 9 (5), 1-7	2016
Low power realization of subthreshold digital logic circuits using body bias technique K Sanapala, R Sakthivel Indian Journal of Science and Technology 9 (5), 1-5	2016
Low-Power and Area-Efficient Square—Root Carry Select Adders using Modified XOR Gate G Ragunath, R Sakthivel Indian Journal of Science and Technology 9, 5	2016
A Power Saving Multiplication Algorithm S Subha, R Sakthivel International Journal of Applied Engineering Research 11 (9), 6200-6203	2016
Comparison of Weibull parameters computation methods and analytical estimation of wind turbine capacity factor using polynomial power curve model: case study of a wind farm BK Saxena, KVS Rao Renewables: Wind, Water, and Solar 2 (1), 3	2015
Efficient VCO using FinFET S Saxena, M Srikanth, S Jawale, R Sakthivel Indian Journal of Science and Technology 8 (S2), 262-270	2015
Low Power Modulo 2n+ 1 Multiplier Using Data Aware Adder Tree R Sakthivel, M Vanitha, K Sanapala, K Thirumalesh Procedia Computer Science 70, 355-361	2015