

## **List of publications**

1. Aneesh, Y.M. and Bindu, B., 2020. A Physics-based Single Event Transient Pulse Width Model for CMOS VLSI Circuits. *IEEE Transactions on Device and Materials Reliability*.
2. Pappiah, M. and Bobby, B., 2020. Capacitor-less FVF low drop-out regulator with active feed-forward compensation and efficient slew-rate enhancer circuit. *IET Circuits, Devices & Systems*, 14(6), pp.853-859.
3. Manikandan, P. and Bindu, B., 2020. Dual-summed flipped voltage follower LDO regulator with active feed-forward compensation. *AEU-International Journal of Electronics and Communications*, 123, p.153314.
4. Pasupathy, K.R. and Bindu, B., 2020. Sensitivity of SET Pulse-Width and Propagation to Radiation Track Parameters in CMOS Inverter Chain. *IETE Journal of Research*, pp.1-9.
5. Manikandan, P. and Bindu, B., 2020. A Cap-less Voltage Spike Detection and Correction Circuit for Low Dropout Regulator. *Journal of Circuits, Systems and Computers*, p.2020009.
6. Sriram, S.R. and Bindu, B., 2020. A physics-based model for LER-induced threshold voltage variations in double-gate MOSFET. *Journal of Computational Electronics*, pp.1-9.
7. Manikandan, P. and Bindu, B., 2020. High-PSR Capacitorless LDO with Adaptive Circuit for Varying Loads. *Journal of Circuits, Systems and Computers*, p.2050178.
8. Aneesh, Y.M., Sriram, S.R., Pasupathy, K.R. and Bindu, B., 2019. An Analytical Model of Single-Event Transients in Double-Gate MOSFET for Circuit Simulation. *IEEE Transactions on Electron Devices*, 66(9), pp.3710-3717.
9. Sriram, S.R. and Bindu, B., 2019. Analytical modeling of random discrete traps induced threshold voltage fluctuations in double-gate MOSFET with HfO<sub>2</sub>/SiO<sub>2</sub> gate dielectric stack. *Microelectronics Reliability*, 99, pp.87-95.
10. Pasupathy, K.R. and Bindu, B., 2019. Analysis of bipolar amplification due to heavy-ion irradiation in 45 nm FDSOI MOSFET with thin BOX and ground plane. *Microelectronics Reliability*, 98, pp.56-62.
11. Sriram, S.R. and Bindu, B., 2019. Analytical Model for RDF-Induced Threshold Voltage Fluctuations in Double-Gate MOSFET. *IEEE Transactions on Device and Materials Reliability*, 19(2), pp.370-377.

12. Sriram, S.R. and Bindu, B., 2019. A physics-based 3-D potential and threshold voltage model for undoped triple-gate FinFET with interface trapped charges. *Journal of Computational Electronics*, 18(1), pp.37-45.
13. Aneesh, Y.M., Pasupathy, K.R. and Bindu, B., 2017, December. Design and Optimization of Double-Gate MOSFET to Reduce the Effects of Single Event Transients. In *International Workshop on the Physics of Semiconductor and Devices* (pp. 583-588). Springer, Cham.
14. Sriram, S.R. and Bindu, B., 2018. Analytical model of hot carrier degradation in uniaxial strained triple-gate FinFET for circuit simulation. *Journal of Computational Electronics*, 17(1), pp.163-171.
15. Sriram, S.R. and Bindu, B., 2018, December. Study of Line Edge Roughness Induced Threshold Voltage Fluctuations in Double-Gate MOSFET. In *2018 15th IEEE India Council International Conference (INDICON)* (pp. 1-5). IEEE.
16. Sriram, S.R. and Bindu, B., 2018, December. Hot Carrier Reliability in 45 nm Strained Si/relaxed Si  $1-x$  Ge  $x$  CMOS Based SRAM Cell. In *2018 15th IEEE India Council International Conference (INDICON)* (pp. 1-6). IEEE.
17. Labbé, C., Chakrabarti, S., Raina, G. and Bindu, B., 2018. *Nanoelectronic Materials and Devices*. Springer Singapore.
18. Aneesh, Y.M., Pasupathy, K.R. and Bindu, B., 2017, December. Design and Optimization of Double-Gate MOSFET to Reduce the Effects of Single Event Transients. In *International Workshop on the Physics of Semiconductor and Devices* (pp. 583-588). Springer, Cham.
19. Ramaniharan, P.K. and Boby, B., 2017. Widening and narrowing of time interval due to single-event transients in 45 nm vernier-type TDC. *IET Circuits, Devices & Systems*, 11(6), pp.676-681.
20. Pasupathy, K.R. and Bindu, B., 2017. A review on circuit simulation techniques of single-event transients and their propagation in delay locked loop. *IETE Technical Review*, 34(3), pp.276-285.
21. Subramani, N.K., Nallatamby, J.C., Sahoo, A.K., Sommet, R., Quéré, R. and Bindu, B., 2016, December. A physics based analytical model and numerical simulation for current-voltage characteristics of microwave power AlGaIn/GaN HEMT. In *2016 IEEE MTT-S International Microwave and RF Conference (IMaRC)* (pp. 1-4). IEEE.

22. Manikandan, P. and Bindu, B., 2017, March. A capacitor-less low-dropout regulator (LDO) architecture for wireless application. In *2017 International Conference on Nextgen Electronic Technologies: Silicon to Software (ICNETS2)* (pp. 222-224). IEEE.
23. Sriram, S.R. and Bindu, B., 2017, March. Impact of NBTI induced variations on FinFET based Vernier delay line time to digital converter. In *2017 International Conference on Nextgen Electronic Technologies: Silicon to Software (ICNETS2)* (pp. 122-125). IEEE.
24. Thapaswini, P.P., Padma, R., Balaram, N., Bindu, B. and Reddy, V.R., 2016. Modification of electrical properties of Au/n-type InP Schottky diode with a high-k Ba<sub>0.6</sub>Sr<sub>0.4</sub>TiO<sub>3</sub> interlayer. *Superlattices and Microstructures*, 93, pp.82-91.
25. Narendiran, A., Akhila, K. and Bindu, B., 2016. A physics-based model of double-gate tunnel FET for circuit simulation. *IETE Journal of Research*, 62(3), pp.387-393.
26. Pasupathy, K.R. and Bindu, B., 2015, December. Design of FinFET based all-digital DLL for multiphase clock generation. In *2015 Annual IEEE India Conference (INDICON)* (pp. 1-4). IEEE.