Dr J.P. Anita

Assistant Professor

Department of Electronics and Communication Engineering,

Amrita School of Engineering, Coimbatore, India

Area of Interest: VLSI design and testing, Low power VLSI and VLSI architectures.

Publications

- 1. Sundar, G., Anand, V., and Anita, J.P, "Interocular Distance based Facial Recognition". Proceedings of International Conference on Communication and Signal Processing, pp. 1478-1481, 2020.
- 2. Kumar, P.A., Anita, J.P., "Implementation of hybrid LBIST mechanism in digital circuits for test pattern generation and test time reduction", Proceedings of the International Conference on Communication and Electronics Systems, pp. 243-248, 2020.
- 3. Hussain, Z., Anita, J.P, "Identification of faulty locations in digital circuits using SVM classifier", Proceedings of the International Conference on Trends in Electronics and Informatics, pp. 43-47, 2020.
- 4. Shravani H H and J.P.Anita, "Structured DFT based analysis of standard benchmark circuits", Lecture Notes in Electrical Engineering, Vol.569, pp. 705-715, 2020.
- 5. Anjali, Anita, J.P., "AXI based DMA memory system test bench architecture using UVM harness technique", Proceedings of the International Conference on Advances in Computing and Communication, pp. 152-157. 2019.
- 6. Thomas, A., Anita, J.P, "Test Pattern Generation to Detect Single Stuck-at Faults for Combinational Circuits Using ZBDD", Proceedings of the International Conference on Communication and Electronics Systems, pp. 427-430. 2019.
- 7. Madhumitha, S., Sudheesh, P., Anita, J.P, "Online state and parameter estimation of ultra capacitor using marginalized kalman filter", Proceedings of the International Conference on Intelligent Computing and Control Systems, pp. 167-174, 2019.
- 8. Madhumithaa, S.P.M., Aravind, S., Harish, S.P., Ramakrishna Prabhu, C., Anita, J.P, "A diagnosis pattern generation procedure to distinguish between stuck-at and bridging faults in digital circuits", Proceedings of the International Conference on Intelligent Computing and Control Systems, pp. 321-325, 2019.
- 9. Kumar, C.N., Madhumitha, A., Preetam, N.S., Gupta, P.V., Anita, J.P., "Fault diagnosis using automatic test pattern generation and test power reduction technique for VLSI circuits", Proceedings of the International Conference on Trends in Electronics and Informatics, pp. 412-417, 2019.
- 10. Madhan B and J.P.Anita "Improving diagnostic test coverage from detection test set for logic circuits", Advances in Intelligent Systems and Computing ,Vol.898, pp. 447 -452, 2019.
- 11. Jaiyant Gopal, S., Anita, J.P., and Sudheesh, P, "Particle filtering technique for fast fading shadow power estimation in wireless communication", Advances in Intelligent Systems and Computing, Vol. 678, pp. 105-115, 2018.
- 12. Sudev, P., Anita, J.P., and Sudheesh, P,"Nonlinear state estimation of wind turbine", Proc. International Conference on Advances in Computing, Communications and Informatics, 2017.

- 13. Badrinath, J., Anita, J.P., Sudheesh, P., "Lateral prediction in adaptive cruise control using adaptive particle filter", Proc. International Conference on Advances in Computing, Communications and Informatics, 2017.
- 14. Aakash, S., Anisha, A., Das, G.J., Abhiram, T., Anita, J.P"Design of a low power, high speed double tail comparator", Proc. International Conference on Circuit, Power and Computing Technologies, 2017.
- 15. Abhiram, T., Ashwin, T., Sivaprasad, B., Aakash, S., Anita, J.P "Modified carry select adder for power and area reduction", Proc.International Conference on Circuit, Power and Computing Technologies, 2017.
- 16. Anju Asokan and J.P.Anita "Multistage test data compression technique for VLSI circuits", Proc. International conference on Advanced Communication Control and Computing Technologies, pp. 65-68, 2016.
- 17. Annu Roy and J.P.Anita, "Pattern Generation and Test Compression using PRESTO Generator" in Communications in Computer and Information Science, Vol.746, Springer- Verlag, Berlin Heidelberg, pp 276-285, 2017.
- 18. Nishanth, M., Anita, J.P., Sudheesh, P,"Tracking of GPS Parameters Using Particle Filter" Communications in Computer and Information Science, Vol.746, pp. 411-421, 2017.
- 19. Ramnarayan, J., Anita, J.P., Sudheesh, P,"Estimation and Tracking of a Ballistic Target Using Sequential Importance Sampling Method", Communications in Computer and Information Science, Vol.746, pp. 387 -398, 2017.
- 20. G VenuMadhavi and J. P Anita "A compaction based MT filling technique for low power test set generation", Proc. International Conference on Devices, Circuits and Systems, pp. 124-127, 2016.
- 21. Anju Asokan and J.P.Anita, "Burrows Wheeler Transform based Test Vector Compression for Digital Circuits" in the Indian Journal of Science and Technology, Vol. 9, No.30, 2016.
- 22. Navya Mohan, J.P. Anita, "A Zero Suppressed Binary Decision Diagram based test set relaxation for single and multiple stuck-at faults" in the International Journal of Mathematical Modelling and Numerical Optimisation, Vol. 7, No.1, pp 83-96, 2016.
- 23. J.P. Anita, P. Sudheesh, "Test power reduction and test pattern generation for multiple faults using zero suppressed decision diagrams" in the International Journal of High Performance System Architecture, Vol. 6, No.1, pp 51-60, 2016.
- 24. E.R. Midhila, AshwinSwaminathan, BinitaaLekshmi, and J.P. Anita, "Diagnosis of Multiple Stuck-at Faults using Fault Element Graph with Reduced Power" in Communications in Computer and Information Science, Springer-Verlag, Vol.625, pp.414-426, 2016.
- 25. Sinduja V, Raghav S, Anita J P, "Efficient don't-care filling method to achieve reduction in test power", Proc. International Conference on Advances in Computing, Communications and Informatics, pp. 478-482, 2015.
- 26. Deepak Rajan and J.P.Anita "Static relaxation technique with test vector compression", in the International Journal of Applied Engineering Research, Vol. 10, No. 11, 2015.
- 27. J.P.Anita and P.T.Vanathi"Genetic algorithm based test pattern generation for multiple stuck-at faults and test power reduction in VLSI circuits", Proc. International Conference on Electronics and Communication Systems, 2014.
- 28. J.P.Anita and P.T.Vanathi"Multiple fault diagnosis and test power reduction using genetic algorithms", in Communications in Computer and Information Science, Vol.305, Springer-Verlag, Berlin Heidelberg, pp 84-92, 2012
- 29. Reeja Raju, J.P. Anita and P.T. Vanathi "A novel approach for multiple arbitrary fault diagnosis in combinational circuits", Proc. International conference on Process Automation Control and Computing, 2011.
- 30. J.P.Anita and P.T.Vanathi "Multiple Fault diagnosis with improved diagnosis resolution for VLSI circuits", Proc. International conference on Computing, Communication and Networking Technologies, 2010.

.