DR. J.RAMESH, BE, ME, PHD

PROFESSOR, ECE DEPARTMENT

PSG COLLEGE OF TECHNOLOGY

COIMBATORE – 641 004

OFFICE: 0422 -2572177, 2572477 EXTN 4436, MOBILE: + 91 9894169253

EMAIL: jr.ece@psgtech.ac.in, jramesh60@yahoo.com

Area of interest: VLSI Design and Testing, Communication Systems

PAPERS PUBLISHED IN INTERNATIONAL JOURNALS & NATIONAL JOURNALS:

1. **Ramesh Jayabalan** and Govindaraj Vellingiri **(2017),** "Adaptive neuro fuzzy inference system-based power estimation method for CMOS VLSI circuits" International Journal of Electronics, **Taylor and Francis (Impact Factor 0.729)** Volume 105, Issue 3, July 2018, PP.398-411**.**

2. **J. Ramesh**, K.Thiruvenkadam and V. Kalaiyarasi **(2016)**, "An area efficient multi-mode quadruple precision floating point adder" Journal of Microprocessors and Microsystems, **Elsevier (Impact Factor 0.571)** Volume 45 Issue Part B, September 2016 Pages 310-323,

3. **Ramesh Jayabalan** and Michaelraj Kingston Roberts, **(2016)**, 'An Improved Self Adaptive Min-Sum Decoding Algorithm for Flexible Low-Density Parity-Check Decoder' National Academy Science Letters**, November 2016, Springer (Impact Factor 0.292) (ISSN : 0250-541X)**

4. **Ramesh Jayabalan** and Michaelraj Kingston Roberts, **(2014)**, 'An Area Efficient and High Throughput Multi-Rate Quasi-Cyclic LDPC Decoder for IEEE 802.11n Applications', Microelectronics Journal **(Elsevier)**, vol.45, no.11, pp. 1489-1498. **(Impact Factor : 0.924) (ISSN: 0026-2692)**

5. **Ramesh Jayabalan** and Michaelraj Kingston Roberts, **(2015)**, 'A Modified Optimally Quantized Offset Min-Sum Decoding Algorithm for Low Complexity LDPC Decoder', Wireless Personal Communications **(Springer)**, Vol.80, Issue No.2, pp.561-570 **(Impact Factor: 0.979) (ISSN: 0929-6212).**

6. **Ramesh Jayabalan** and Michaelraj Kingston Roberts, **(2015)**, "An improved low complex Sum-Product decoding algorithm for Low-Density Parity-Check codes", Frontiers of Information Technology and Electronic Engineering, (Formerly Journal of Zhejiang University Science- C (Computers & Electronics)) **(Springer),** Vol.16, Issue No.6, pp.511-518. **(Impact Factor- 0.380) (ISSN: 1869-1951).**

7. **Ramesh Jayabalan** and Michaelraj Kingston Roberts, **(2015)**, 'A Power and Area Efficient Multi-Rate Quasi-Cyclic LDPC Decoder', Journal of Circuits, Systems and Signal Processing **(Springer),** Vol.34, Issue No.6, pp.2015-2035 **(Impact Factor: 1.264) (ISSN: 0278-081X).**

8. **Ramesh Jayabalan** and Michaelraj Kingston Roberts, **(2015)**, 'An Improved Low Complex Hybrid Weighted Bit-Flipping Algorithm for LDPC Codes', Wireless Personal Communications **(Springer),** Vol.82, Issue No.1, pp.327-339 **(Impact Factor : 0.979) (ISSN: 0929-6212).**

9. **Ramesh J**., Michaelraj Kingston ROBERTS & S. Finney Daniel **(2013)**, "Performance Analysis of Steepest Descent Decoding Algorithm for LDPC Codes", International Journal on Recent Trends in Engineering & Technology, vol. 4, no 2, pp. 112-117.

10. **Ramesh J.** and Gunavathi K. **(2007)**, 'A Novel Built-In Self-Test Architecture for Charge-Pump Phase Locked Loops', International Journal on Programmable Devices, Circuits and Systems (ICGST-PDCS), Vol. 7, Issue 1, pp.1-6.

11. **Ramesh J.**, Vanathi P.T and Gunavathi K. **(2008)**, 'Fault Classification in Phase Locked Loops using Back Propagation Neural Networks', International Journal of Soft Computing Applications (IJSCA), No. 3, pp. 77-95.

12. **Ramesh J.**, Gunavathi K. **(2009)**, 'A Novel Linear Ramp Generator for Analog and Mixed Signal Built-In Self-Test Applications', International Journal of Electrical Engineering and Embedded Systems, Issue 1, pp. 21-32.

13. **Jayabalan Ramesh**, Vanathi P.T and Gunavathi K. **(2008)**, 'Fault Classification in Phase Locked Loops using Back Propagation Neural Networks', Electronics and Telecommunication Research Institute **(ETRI)** Journal, Vol. 30, No. 4, pp. 546-554. **(Impact Factor 0.97)**

14. **Ramesh Jayabalan** and Michaelraj Kingston Roberts, **(2014)**, 'A Modified Normalized Min-Sum Algorithm for Irregular LDPC codes', International Journal of Engineering and Technology (IJET), vol.5, no.6, pp. 4881-4893, **(ISSN: 0975-4024).**

15. **Ramesh J.** and Dr. K. Gunavathi **(2009)**, 'A Novel Current Mirror for On-Chip Ramp Generation', National Journal of Technology, Vol. 5, No.2, pp. 12-23.

16. **Ramesh J.** and Arun Kumar Madhuvappan **(2015)**, " Enhanced TZ search Algorithm for HEVC Encoders" Accepted for publication in the Journal of Computation and Theoretical Nanoscience, Volume 14, No. 2, February-2014 ISSN: 2229-5518 Page No.: 1048 - 1054.

17. **Ramesh J.** and Arun Kumar Madhuvappan **(2014)**, "Video Compression Motion Estimation Algorithms - A Survey", International Journal of Scientific & Engineering Research, Volume 5, Issue 2, February-2014 ISSN: 2229-5518 Page No.: 1048 - 1054.

18. **Ramesh J** and Govindraj **(2015), "**ANFIS and BPNN based power estimation method for CMOS VLSI Circuits" International Journal of Advanced Engineering Technology, Volume VII, Issue 1, Jan-March 2016, Page No.293-300, E-ISSN 0976-3945.

19. **Ramesh J** and B. Vinodh Kumar **(2016)** " Improved Automatic CAN protocol based on Payload reduction and selective bit stuffing' Circuits and Systems Journal, Vol.7, No.10, August , 2016, 3415-3429.

20. **Ramesh Jayabalan** and Govindaraj Vellingiri **(2017),** "An Improved Low Transition Test Pattern Generator for Low Power Applications" Journal of Design Automation for Embedded Systems, (**Springer) December 2017, Vol. 21, Issue 3-4,** pp. 247-263**(Impact Factor 0.516)** ISSN: 0929-5585**.**

21. **J. Ramesh**, K.Thiruvenkadam and Anjali S.Pillai **(2018)**, "Area- Efficient Dual-Mode Fused Floating-Point Three Term Adder" **Accepted for publication** in Journal of Circuits, Systems and Signal Processing, Springer **(Impact Factor 1.694).**

22. **J.Ramesh** and Dhanasekar.S, **(2017),** "VLSI Implementation of Variable Bit Rate OFDM Transceiver System with Multi-Radix FFT/IFFT Processor for Wireless Applications", Accepted in Journal of Electrical Engineering, ISSN – 1582 - 4594. (Anna University Annexure I List of Journals)

23. **J.Ramesh** and Dhanasekar.S, **(2015)**, "FPGA Implementation of Variable Bit Rate 16 QAM Transceiver System", International Journal of Applied Engineering Research, ISSN 0973-4562 Volume 10, Number 10 (2015) pp. 26497-26507.

24. **B. Vinodh Kumar, Dr. J. Ramesh**, 2015, "Clustering based selective XOR technique to reduce transmission delay in CAN" , Research India Publications, International Journal of Applied Engineering Research, ISSN – 2153 - 1293. ISSN 0973-4562, vol. 10, no.29, April, pp. 22538 - 22541. (Annexure II)

25. **J.Ramesh** and Sanjana Prasad, **2019. "**PAPR reduction in OFDM using scaled particle swarm optimization based partial transmit sequence technique**"** Journal of Engineering, IET Journals, eISSN 2051-3305

26. **J.Ramesh,** T.Mythili and Dr. P. Ramanathan, **2019, "**Innovative Localization Algorithm using the Line of Intersection Technique in Wireless Sensor Networks**"** Journal of Internet Technology, Vol. 5, pp. 3460-3468.

27. Sanjana Prasad, Dr. J. Ramesh, 2020, "PAPR reduction in OFDM system using Modified SLM with different phase sequences" Journal of wireless personal communication , 110(2), 913-928.

PAPERS PRESENTED IN CONFERENCES:

International Conference : 12

1. **Ramesh J.** and Dr. K.Gunavathi K. (2007), 'A 8-bit TIQ based 780 MSPS CMOS Flash A/D Converter" Proceedings of International Conference on Computational Intelligence and Multimedia Applications (ICCIMA), Sivakasi, pp. 201-205.

2. **Ramesh J, Dr.** K.Gunavathi and Kandavel R (2008) , " An Efficient 8-bit current steering Digital-to-Analog Converter" Proceedings of International Conference on VLSI Design and Embedded Systems (ICVLSI), Chennai , pp. 83-89.

3. **Ramesh J.,** Srinivasulu M. and Gunavathi K. (2009), 'A Novel On-Chip Circuit for Fault Detection in Digital to Analog Converters', Proceedings of International Conference on Control Automation, Communication and Energy Conservation (INCACEC), India, pp.612-618.

4. **Ramesh J**., S.Dhanasekar, P.T.Vanathi and S.Radharani (2010), 'Speckle Noise Reduction in Ultrasound Images using Adaptive Filters',Proceedings of 4th International Conference on Intelligent Systems and Control, Karpagam College of Engineering, Coimbatore.

5. **Ramesh J**., Dr. P.T.Vanathi, Dr. K.Gunavathi and S.Aravind Kumar, (2011), " Robust and Automated Lung Nodule diagnosis from CT images based on Fuzzy Systems" Proceedings of the IEEE **International conference** on Process Automation control and computing, Coimbatore.

6. **Ramesh J**., Dr. K.Gunavathi, S. Ashwin and S.Aravind Kumar, (2012) "Efficient and Reliable Lung Nodule Detection using a Neural Network based Computer Aided Diagnosis System**"** has been accepted for publication in the proceedings of ICETEEEM – 2012, International conference on emerging trends in Electrical Engineering and Energy Management, Chennai.

7. **Ramesh J**., Dr. K.Gunavathi, S. Ashwin and S.Aravind Kumar, (2012) "Novel and Secure Encoding and Hiding techniques using Image Stegnography: A Survey" has been accepted for publication in the proceedings of ICETEEEM – 2012, International conference on emerging trends in Electrical Engineering and Energy Management, Chennai.

8. **Ramesh J** & Michaelraj Kingston ROBERTS (2013), "A reduced complexity FFT based Sum-Product decoding algorithm for LDPC codes", International Conference on intelligent and efficient electrical systems (ICIEES'13), PSG College of Technology, Coimbatore, INDIA.

9. **Ramesh J** & Govindaraj V (2013), "Power minimization by Prims algorithm based reordering", **International Conference** on intelligent and efficient electrical systems (ICIEES'13), PSG College of Technology, Coimbatore, INDIA.

10. **Ramesh J** and Sanjana Prasad, (2017), " Partial Transmit sequence based PAPR reduction with GA and PSO optimization techniques" IEEE sponsored 4th International conference on Innovation and Information, Embedded and Communication Systems (ICIIECS' 17), 17th -18th March 2017, Vol.3, Page No: 24-27, Karpagam College of Engineering, Coimbatore .

11. **Ramesh J** and Sanjana Prasad, (2017), " Peak to Average Power Ration reduction techniques in OFDM systems" ICMR sponsored IEEE international conference on Science, Technology, Engineering and Management (ICSTEM'17) , 3rd – 4th March 2017, Kalaignar Karunanidhi Institute of Technology, Coimbatore .

12. **Ramesh J** and Sanjana Prasad, (2017), " Scaled offset PSO based PTS for PAPR reduction in OFDM systems" Accepted for presentation in 8th IEEE Annual Ubiquitous Computing, Electroncis and Mobile communication conference (IEEE UEMCON 2017) Columbia University, New York, USA to be held on 19th -21st, Ocotber 2017.

13. **Ramesh J** and Dhanasekar.S, 2017 "FPGA Implementation of Variable Bit rate OFDM Transceiver system for Wireless applications", International Conference on Innovations in Electrical, Electronics, Instrumentationand Media Technology ICIEEIMT 2017, Karunya university, Coimbatore. pp. 343-346. DOI: 10.1109/ICIEEIMT.2017.8116863

14. **J. Ramesh** and B. Vinodh Kumar**,** "Automotive in vehicle network protocols," 2014 International Conference on Computer Communication and Informatics, Coimbatore, 2014, IEEE Xplore: 16 October 2014 pp. 1-5. doi: 10.1109/ICCCI.2014.6921836

National Conference: 34

1. **Ramesh J.**, Sanjana Prasad, G. Dhanaprakash (2018), "PAPR Reduction in OFDM system using selective Mapping Technique with Riemann Sequence" National Conference on "VLSI Design Communication and Nano Technologies (VDCNT'18), PSG College of Technology, Coimbatore during 23rd - 24th, March 2018.

2. **Ramesh J.**, R. Anitha & Michaelraj Kingston.R (2013), "Multi Layer Perceptron Neural Network Based Decoder for LDPC codes", DRDO Sponsored Second National Conference on "Communication Technology Interventions for Rural and Social Development" Sri Krishna College of Engineering and Technology, Coimbatore during 14th -15th, February 2013.

3. **Ramesh J.**, Finney Daniel, R. Anitha, Michaelraj Kingston.R (2013), "Performance Analysis of LDPC Iterative Decoding Techniques for IEEE 802.16e ", National Conference on Advanced Computing and Communication Systems" held at Government College of Technology, Coimbatore on 26th April 2013.

4. **Ramesh J.**, Finney Daniel, Michaelraj Kingston.R (2013), "Performance Analysis of Steepest Descent Decoding Algorithm for LDPC Codes", National Conference on Advanced VLSI, Image Processing and Communication Systems Einstein College of Engineering, Tirunelveli during 4th - 5th April 2013. **(Received the Best Paper Award)**

5. **Ramesh J.**, R. Anitha, Michaelraj Kingston.R (2013), "Performance analysis of iterative decoding algorithm for LDPC codes", National Conference on VLSI, Communication and Wireless Technologies (NCVCW-2013), May 2013, ECE Department PSG College of Technology.

6. **Ramesh J.**, Finney Daniel, Michaelraj Kingston.R (2013), "Performance analysis of bit flipping decoding algorithm for LDPC codes", National Conference on VLSI, Communication and Wireless Technologies (NCVCW-2013), May 2013 ECE Department PSG College of Technology.

7. **Ramesh J** & Michaelraj Kingston ROBERTS (2013), "Performance analysis on effective encoding algorithms for LDPC codes", 6th National Conference on Signals, Systems and Security (NCSSS-2014), BANNARI AMMAN INSTITUTE of Technology, Coimbatore, INDIA.

8. **Ramesh J** & Michaelraj Kingston ROBERTS (2013), "Design and development of effective decoding algorithms for LDPC codes", 6th National Conference on Signals, Systems and Security (NCSSS-2014), BANNARI AMMAN INSTITUTE of Technology, Coimbatore, INDIA.

9. **Ramesh J** & Govindaraj.V (2013) , "An Efficient LFSR seed selection for test power minimization in VLSI Circuits" Fourth National Conference on Recent Trends in Communication Computation and Signal Processing, Amrita University, *Coimbatore, INDIA.*

10. **Ramesh J** & Govindaraj.V (2013) , "An Efficient BIST architecture for C17 Benchmark circuit" National conference on VLSI. Communication & Wireless *Technologies,* PSG College of Technology, *Coimbatore, INDIA.*

11. **Ramesh J** & Vinodh Kumar B (2014), "Automotive in vehicular networl protocols", International Conference on Computer Communication and Informatics (ICCCI-14), Sri Shakthi institute of engineering and technology, Coimbatore, INDIA.

12. **Ramesh J** ., Michaelraj Kingston ROBERTS & C. Deepika (2014), "Design of decoder architecture for IEEE 802.15.3c LDPC codes", National Conference on Research Challenges in Wireless Communication Systems and VLSI Design (NCWCV-2014), PSG College of Technology, Coimbatore, INDIA. **(Received the Best Paper Award)**

13. **Ramesh J** ., Michaelraj Kingston ROBERTS & R. Praveen Kumar (2014), "Design of decoder architecture for IEEE 802.11n LDPC codes", National Conference on Research Challenges in Wireless Communication Systems and VLSI Design (NCWCV-2014), PSG College of Technology, Coimbatore, INDIA.

14. **Ramesh J** ., Michaelraj Kingston ROBERTS & R. Praveen Kumar (2014), "Design and development of decoder architecture for IEEE 802.11n LDPC codes", 6th National Conference on Signal Processing, Communication and VLSI Design (NCWCV-2014), ANNA UNIVERSITY Regional Centre, Coimbatore, INDIA. **(Received the Best Paper Award)**

15. **Ramesh J** ., Michaelraj Kingston ROBERTS & C. Deepika (2014), "Design and implementation of a decoder architecture for IEEE 802.15.3c LDPC codes", 6th National Conference on Signal Processing, Communication and VLSI Design (NCWCV-2014), ANNA UNIVERSITY Regional Centre, Coimbatore, INDIA. **(Received the Best Paper Award)**

16. **Ramesh J.** and Shoukath Ali (2012) **'**FPGA Implementation of Coded OFDM systems'**,** Proceedings of Second National Conference on Research Challenges in Communication Systems and VLSI Design (NCRCV'12), PSG College of Technology, Coimbatore

17. **Ramesh J.** and Shoukath Ali (2012) **'**Power Reduction in Coded OFDM'**,** Proceedings of National Conference on Communication Technology Interventions for Rural and Social Development (NCCTIRD-2012), Sri Krishna College of Engineering and Technology, Coimbatore.

18. **Ramesh J.,** Dr. P.T.Vanathi, Preethi, Revathi, Keerthana and Haritha Lakshmi (2012) **'**Performance Analysis of High Performance Adder Architectures", Proceedings of National Conference on Communication Technology Interventions for Rural and Social Development (NCCTIRD-2012), Sri Krishna College of Engineering and Technology, Coimbatore

19. **Ramesh J**., S.Dhanasekar (2011), 'Medical Image Segmentation using Edge Detection Techniques', Proceedings of First National Conference on Research Challenges in Communication Systems and VLSI Design (NCRCV'11), PSG College of Technology, Coimbatore.

20. **Ramesh J**., Dr. K.Gunavathi, Nandini, Vaishnavi, Preethi and Yasoda, (2011), 'Power Estimation in CMOS VLSI Circuits using Neural Networks' , Proceedings of Third National Conference on Signal Processing, Communications and VLSI Design, NCSCV 2011, Anna University of Technology, Coimbatore.

21. **Ramesh J**., Dr. K.Gunavathi, Nandini, Vaishnavi, Preethi and Yasoda, (2011), 'Test Power Minimization in CMOS VLSI Circuits using distance based Measures", Proceedings of National Conference on Emerging Trends in Engineering and Technology, NET 2011, Government Engineering College, Calicut.

22. **Ramesh J.** and Gunavathi K. (2008), 'A Novel BIST architecture for Fault Diagnosis in TIQ Flash Analog to Digital Converters', Proceedings of National Conference on VLSI, Embedded Systems, Signal Processing and Communication Technologies (NCVESCOM), Arupadai Veedu Institute of Technology, Chennai, pp. 10-16.

23. **Ramesh J.** and Gunavathi K. (2008), 'Fault Classification using Back Propagation Neural Networks for DAC', Proceedings of National Conference on VLSI for Communication, Computation and Control, Karunya University, Coimbatore.

24. **Ramesh J.** and Gunavathi K. (2008), 'Performance Analysis of Phase Locked Loops with on-chip Loop Filters', Proceedings of National Conference on VLSI for Communication, Computation and Control, Karunya University, Coimbatore.

25. **Ramesh J.** and Gunavathi K. (2008), 'Statistical Method of Fault Classification in Phase Locked Loops', Proceedings of National Conference on Signals Systems and Security (NCSSS), Bannari Amman Institute of Technology, Sathyamangalam. (**Received the Best Paper Award**)

26. **Ramesh J.** and Gunavathi K. (2007), 'An Efficient Built-In Self-Test Architecture for Analog to Digital Converters', Proceedings of National Conference on VLSI Design and Embedded Systems (NCVDE), Bharath University , Chennai.

27. **Ramesh J.** and Gunavathi K. (2007), 'A Novel Built-In Self-Test Architecture for Charge Scaling Digital to Analog Converter', Proceedings of National Conference on Design Techniques for Modern Electronic Devices, VLSI and Communication Systems (DTVC), National Institute of Technology, Hamirpur, pp. 161-166.

28. **Ramesh J.** and Gunavathi K. (2006), 'BIST Scheme for TIQ Flash ADC', Second National Conference on Emerging Trends in VLSI Design (NCVD-2006), PSG College of Technology, Coimbatore, pp. 126-136.

29. **Ramesh J.** and Vijaya Kumar P. (2006), 'Design and Simulation of Data Converters', Proceedings of Second National Conference on VLSI Design (NCVD), PSG College of Technology, Coimbatore, pp. 287-298.

30. **Ramesh J.** and Gunavathi K. (2006), 'Ramp Generators for Analog and Mixed Signal BIST architectures', Proceedings of Second National Conference on VLSI Design (NCVD), PSG College of Technology, Coimbatore, pp. 116-125.

31. **Ramesh J.** and Gunavathi K. (2004), 'A Novel CMOS Built-In Self-Test structure for on-chip ADC and DAC testing', Proceedings of the VLSI Design and Test Workshops (VDAT), Mysore.

32. **Ramesh J.** and Gunavathi K. (2004), 'A Low Cost Adaptive Ramp Generator for Analog and Mixed Signal BIST VLSI Applications', Proceedings of 28th National Systems Conference (NSC), Vellore Institute of Technology, Vellore, pp. 200-204. (**Received the Best Paper Award**)

33. **Ramesh J.** and Gunavathi K. (2003), 'VLSI Design of High Resolution Analog to Digital Converters using Sigma Delta Modulators', Proceedings of National Conference on VLSI Design and Test (NCVDAT), PSG College of Technology, Coimbatore, pp. 115-124.

34. **Ramesh J.** and Vanathi P.T. (2003), 'VLSI Design and Testing of High Performance Binary Adders in VHDL', Proceedings of National Conference on VLSI Design and Test (NCVDAT), PSG College of Technology, Coimbatore, pp. 74-84. (**Received the Best Paper Award**)

35. **Ramesh J.** and Gunavathi K. (2003), 'A Novel High Performance Second order Sigma Delta Modulators for 1.28 MSPS Analog to Digital Converter', Proceedings of 27th National Systems Conference (NSC), Indian Institute of Technology, Kharagpur, pp. 431 – 435. (**Received the Best Paper Award**)