

MIPS operands

Name	Example	Comments
32 registers	<code>\$s0, \$s1, ..., \$s7</code> <code>\$t0, \$t1, ..., \$t7,</code> <code>\$zero</code>	Fast locations for data. In MIPS, data must be in registers to perform arithmetic. Registers <code>\$s0–\$s7</code> map to 16–23 and <code>\$t0–\$t7</code> map to 8–15. MIPS register \$zero always equals 0.
2^{30} memory words	<code>Memory[0],</code> <code>Memory[4], ...,</code> <code>Memory[4294967292]</code>	Accessed only by data transfer instructions in MIPS. MIPS uses byte addresses, so sequential word addresses differ by 4. Memory holds data structures, arrays, and spilled registers.

MIPS assembly language

Category	Instruction	Example	Meaning	Comments
Arithmetic	add	<code>add \$s1, \$s2, \$s3</code>	<code>\$s1 = \$s2 + \$s3</code>	Three operands; data in registers
	subtract	<code>sub \$s1, \$s2, \$s3</code>	<code>\$s1 = \$s2 - \$s3</code>	Three operands; data in registers
Data transfer	load word	<code>lw \$s1, 100(\$s2)</code>	<code>\$s1 = Memory[\$s2 + 100]</code>	Data from memory to register
	store word	<code>sw \$s1, 100(\$s2)</code>	<code>Memory[\$s2 + 100] = \$s1</code>	Data from register to memory
Logical	and	<code>and \$s1, \$s2, \$s3</code>	<code>\$s1 = \$s2 & \$s3</code>	Three reg. operands; bit-by-bit AND
	or	<code>or \$s1, \$s2, \$s3</code>	<code>\$s1 = \$s2 \$s3</code>	Three reg. operands; bit-by-bit OR
	nor	<code>nor \$s1, \$s2, \$s3</code>	<code>\$s1 = ~ (\$s2 \$s3)</code>	Three reg. operands; bit-by-bit NOR
	and immediate	<code>andi \$s1, \$s2, 100</code>	<code>\$s1 = \$s2 & 100</code>	Bit-by-bit AND reg with constant
	or immediate	<code>ori \$s1, \$s2, 100</code>	<code>\$s1 = \$s2 100</code>	Bit-by-bit OR reg with constant
	shift left logical	<code>sll \$s1, \$s2, 10</code>	<code>\$s1 = \$s2 << 10</code>	Shift left by constant
	shift right logical	<code>srl \$s1, \$s2, 10</code>	<code>\$s1 = \$s2 >> 10</code>	Shift right by constant
Conditional branch	branch on equal	<code>beq \$s1, \$s2, L</code>	<code>if (\$s1 == \$s2) go to L</code>	Equal test and branch
	branch on not equal	<code>bne \$s1, \$s2, L</code>	<code>if (\$s1 != \$s2) go to L</code>	Not equal test and branch
	set on less than	<code>slt \$s1, \$s2, \$s3</code>	<code>if (\$s2 < \$s3) \$s1 = 1;</code> <code>else \$s1 = 0</code>	Compare less than; used with <code>beq, bne</code>
	set on less than immediate	<code>slt \$s1, \$s2, 100</code>	<code>if (\$s2 < 100) \$s1 = 1;</code> <code>else \$s1 = 0</code>	Compare less than immediate; used with <code>beq, bne</code>
Unconditional jump	jump	<code>j L</code>	<code>go to L</code>	Jump to target address

FIGURE 2.12 MIPS architecture revealed through Section 2.6. Highlighted portions show MIPS structures introduced in Section 2.6.

C has many statements for decisions and loops while MIPS has few. Which of the following do or do not explain this imbalance? Why?

Check Yourself

1. More decision statements make code easier to read and understand.
2. Fewer decision statements simplify the task of the underlying layer that is responsible for execution.